or
Bookmark and Share
STORAGE CIRCUIT
   
Document Number
US Patent 3599184
Issued Date
August 10, 1971
Link
Inventors
Map
Abstract
A plurality of two-input logic gates such as OR gates supplying their outputs to a three-input logic gate such as an AND gate and including a feedback connection from the three-input gate to all but one of the two-input gates. A control signal is applied to the two-input gate not receiving feedback and the complement of this control signal is applied to one of the other two-input gates. An information signal is applied to the two-input gate not receiving feedback and to a two-input gate not receiving the complement of the control signal.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
3
Comments:
no comments yet
Published
August 10, 1971
Application Number
04/840,761
Filed
July 10, 1969
US Classification
104/172.4  
Int'l Classification
B61B   10/00   (20060101)   B61B   10/04   (20060101)  
USPTO Field of Search
307/203   307/215   307/221   307/291   307/292   340/173  
Related Patents
3691534 - READ ONLY MEMORY SYSTEM HAVING INCREASED DATA RATE WITH ALTERNATE DATA READOUT - Owned by General Instrument Corporation (Newark, NJ)

A permanent storage memory system comprises first and second memory units each having data stored thereon in different predetermined patterns. The outputs of each memory unit are connected to a common memory output. Timing signals are applied to each memory unit in reverse order and the selected data is transferred to the common memory output from one unit and then the other during the first and second of these signals, respectively. For each memory unit, data is blocked from the output during the period of the timing signal in which the data is not being transferred, thereby to enable ready combination of the data signals from each unit at the memory output. Data from each unit may be scanned in a predetermined sequence, that sequence being initiated from a location in that unit determined by an address signal applied to the unit. The selection of that initial memory location is performed by means of a shift register in combination with a logic unit. The latter receives an address signal and presets the shift register in accordance therewith.

3996560 - Sequencing unit - Owned by Case Western Reserve University (Cleveland, OH)

An automatic sequencing circuit is disclosed which recognizes a particular coded input signal, initiates a process or data operation, and provides a coded output indicative of the operation performed. The circuit is particularly suited to hardware implementation of the control graph of a directed-graph design for any equipment using digital logic circuits.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us