or
Bookmark and Share
SEMICONDUCTOR DEVICES WITH DIFFUSED PLATINUM
   
Document Number
US Patent 3640783
Issued Date
February 8, 1972
Link
Inventors
Bailey; Robert F. (Los Alamitos, CA)
Map
Abstract
A semiconductor device having platinum dispersed throughout said device. The dispersion of platinum within a semiconductor device results in improved electrical characteristics of the device. In a silicon diode, the improved characteristics include the reduction of reverse recovery time and an increase in the breakdown voltage. In a silicon transistor, the improved characteristics include the achievement of high switching speeds while maintaining high forward current gain.
Drawing
SEMICONDUCTOR DEVICES WITH DIFFUSED PLATINUM - US Patent 3640783 Drawing
Drawing from US Patent 3640783
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
4
Comments:
no comments yet
Owner
Published
February 8, 1972
Application Number
04/848,928
Filed
August 11, 1969
US Classification
438/369   148/DIG.62 257/611 257/E21.137 438/543
Int'l Classification
H01L   21/22   (20060101)   H01L   21/02   (20060101)   H01L   29/00   (20060101)   H01L   21/00   (20060101)  
Assistant Examiner
USPTO Field of Search
148/1.5   148/186   148/188   148/189  
Related Patents
4777149 - Method of manufacturing power MOSFET - Owned by Kabushiki Kaisha Toshiba (Kanagawa,JP)

In a power MOS FET and the method of manufacturing such FET, in which a material, such as platinum, having a small resistivity compensation effect is diffused as a lifetime killer into the vicinity of a PN diode junction formed by the drain region and the base region. The diffusion is made through an opening formed in a covering insulator layer. An example of the lifetime killer is platinum and the preferable temperature range for diffusing platinum is not higher than 900.degree.C.

4476481 - Low-loss P-i-n diode - Owned by Tokyo Shibaura Denki Kabushiki Kaisha (JP)

A low-loss P-i-n diode includes an i-type layer consisting of first and second i-type regions formed on the cathode layer of the diode and the i-type has a thickness W.sub.i of less than 25 .mu.m. The impurity concentration of the first i-type region is higher than that of the second i-type region. To obtain a good forward-voltage V.sub.f, W.sub.i.sup.2 /.tau. is selected to be in the range of 20-200cm.sup.cm.sup.2/sec and the carrier lifetime .tau. of the i-type layer is controlled by a carrier lifetime killer with a small resistivity compensation effect which is diffused into the i-type layer. The P-i-n diode has a high reverse breakdown voltage, small forward-voltage drop and a short recovery time.

4061510 - Producing glass passivated gold diffused rectifier pellets - Owned by General Electric Company (Auburn, NY) [*] Notice:The portion of the term of this patent subsequent to March 2, 1993 has been disclaimed.

Disclosed is a rectifier pellet and a method for the fabrication thereof. A layer of oxide is grown on a semiconductor wafer that has been diffused to form a plurality of rectifier pellets, and openings are etched in the oxide at locations corresponding to each pellet. Gold is diffused through the openings into a preselected distribution to reduce turnoff time. Grooves are etched to facilitate glass passivation and division of the wafer into pellets.

4130827 - Integrated circuit switching network using low substrate leakage current thyristor construction - Owned by Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)

A semiconductor junction-isolated PNPN crosspoint switch array has a plurality of crosspoint switches that are each formed of four regions of alternating conductivity type in a semiconductor substrate. Low enough leakage to allow the crosspoint switch array to be used in large telephone switching systems is achieved by proper selection of the thickness of the semiconductor regions and by appropriate gold doping thereof.

5624852 - Manufacturing process for obtaining integrated structure bipolar transistors with controlled storage time - Owned by Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno (Catania,IT)

Integrated structure bipolar transistors with controlled storage time are manufactured by forming at least one bipolar transistor occupying a first area on a first surface of the silicon material, covering the first surface of the silicon material with an insulating material layer, and selectively removing the insulating material layer to open a window. The window has a second area much smaller than the first area occupied by the bipolar transistor. Therefore, by implanting into the silicon material a medium dose of platinum ions through the window and diffusing into the silicon material the implanted platinum ions, a uniform distribution of platinum inside the transistor is obtained.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us