or
Bookmark and Share
SEMICONDUCTOR DEVICE EMPLOYING TWO-METAL CONTACT AND POLYCRYSTALLINE ISOLATION MEANS
   
Document Number
US Patent 3667008
Issued Date
May 30, 1972
Link
Inventors
Map
Abstract
A device is formed in a semiconductor body having a major surface, with an insulating coating over the surface having an aperture exposing a portion thereof. A polycrystalline semiconductor layer is disposed in the aperture and over the coating, and a refractory metal layer overlies a portion of the semiconductor layer. A metal layer having low temperature properties overlies another portion of the semiconductor layer and is spaced from the refractory layer by a third portion of the semiconductor layer which provides metallurgical isolation and selective resistance between the two metal layers. Termination means contacts the low temperature layer.
Drawing
SEMICONDUCTOR DEVICE EMPLOYING TWO-METAL CONTACT AND POLYCRYSTALLINE ISOLATION MEANS - US Patent 3667008 Drawing
Drawing from US Patent 3667008
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
8
Comments:
no comments yet
Published
May 30, 1972
Application Number
05/084,958
Filed
October 24, 1970
US Classification
257/754   148/DIG.106 148/DIG.122 148/DIG.147 148/DIG.85 257/763 257/770 257/E23.015 438/330 438/342 438/384 438/647
Int'l Classification
H01L   23/48   (20060101)   H01L   23/482   (20060101)   H01L   29/00   (20060101)   H01L   21/00   (20060101)  
Examiner
Assistant Examiner
USPTO Field of Search
317/234   317/235   317/5.2   317/5.3   317/5.4   317/40.12   317/40.13   317/48.7  
Related Patents
5567988 - Integrated circuit interconnect structure with back reflection suppressing electronic "speed bumps" - Owned by LSI Logic Corporation (Milpitas, CA)

A polysilicon interconnect is formed on a microelectronic circuit substrate for conducting signals from a driver to a non-polycrystalline silicon contact which has higher impedance than the interconnect. A plurality of electronic "speed bumps" are spaced along the interconnect for disturbing or disrupting signals propagating along the interconnect toward the contact and thereby reducing undesirable back reflection and ringing. The speed bumps can include capacitance altering elements in the form of dielectric strips, or resistance altering elements in the form of low resistance doped areas or high resistance amorphous areas. The speed bumps can include first and second elements having different values of capacitance or resistance which are spaced along the interconnect in alternating relation.

4163246 - Semiconductor integrated circuit device employing a polycrystalline silicon as a wiring layer - Owned by Nippon Electric Co., Ltd. (Tokyo,JP)

In a semiconductor integrated circuit, an insulating film is formed on a major surface of the substrate. An elongated wiring layer including a polycrystalline silicon layer is formed on the insulating layer. At least one metallic area is formed over the wiring layer except at the ends of the wiring layer.

3988759 - Thermally balanced PN junction - Owned by RCA Corporation (New York, NY)

Regions of high resistivity, with respect to the surrounding material, are designed into a semiconductor device at points where hot-spots have been observed. A device made in this manner has very good second breakdown characteristics. One application is in large area junction transistors having an interdigitated base-emitter configuration.

3860945 - HIGH FREQUENCY VOLTAGE-VARIABLE CAPACITOR - Owned by RCA Corporation (New York, NY)

A voltage-variable capacitor having a relatively high figure of merit, Q, and thus useful at relatively high frequencies, includes a thin layer of epitaxial semiconductive material on a highly doped semiconductor substrate. An apertured dielectric layer is disposed on the epitaxial layer and a layer of material capable of making rectifying contact to the semiconductive material is disposed on the dielectric layer, with a portion thereof extending into an aperture in the dielectric layer into rectifying contact with the epitaxial layer. This construction eliminates the need for a diffused, minority-carrier-collecting junction, thereby allowing the epitaxial layer to be thin and the series resistance of the device to be low.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us