or
Bookmark and Share
INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR MAKING INTEGRATED CIRCUIT STRUCTURE
   
Document Number
US Patent 3699646
Issued Date
October 24, 1972
Link
Inventors
Map
Abstract
In connection with the fabrication of an integrated circuit, a method for simultaneously completing the formation of a contact, an interconnect, a gate and a source or drain is disclosed. An integrated circuit field effect structure wherein a diffused silicon area is connected directly to a polysilicon member by conductive silicon and more specifically the source or drain of one device is directly and continuously connected to the gate of an adjacent device by a conductive silicon member.
Drawing
INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR MAKING INTEGRATED CIRCUIT STRUCTURE - US Patent 3699646 Drawing
Drawing from US Patent 3699646
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
7
Comments:
no comments yet
Owner
Intel Corporation (Mountain View, CA)
Published
October 24, 1972
Application Number
05/101,805
Filed
December 28, 1970
US Classification
438/301   148/DIG.106 148/DIG.122 148/DIG.43 148/DIG.53 257/387 257/734 257/E23.164 257/E27.06 438/552 438/586
Int'l Classification
H01L   29/00   (20060101)   H01L   21/00   (20060101)   H01L   23/52   (20060101)   H01L   23/522   (20060101)   H01L   27/088   (20060101)   H01L   23/532   (20060101)   H01L   27/085   (20060101)  
Assistant Examiner
USPTO Field of Search
29/589   29/590   29/591   29/571   29/578   317/235  
Related Patents
4037307 - Methods for making transistor structures - Owned by Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)

In one embodiment, an extremely short channel FET is made by forming a metal layer over a wafer, depositing silicon dioxide over part of the metal layer, oxidizing the exposed metal, controllably etching a portion of the silicon dioxide to expose a small strip of the nonoxidized metal layer, electroplating the exposed metal strip, thereby to form an extremely narrow gate electrode, removing the deposited SiO.sub.2, the metal oxide and the remaining metal layer to leave only the gate electrode, and using the gate electrode as a mask for ion implanting source and drain regions. Since the gate electrode can be made so narrow, the channel region is correspondingly short to give extremely high frequency capabilities. Other embodiments are also described.

4037309 - Methods for making transistor structures - Owned by Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)

In one embodiment, an extremely short channel FET is made by forming a metal layer over a wafer, depositing silicon dioxide over part of the metal layer, oxidizing the exposed metal, controllably etching a portion of the silicon dioxide to expose a small strip of the nonoxidized metal layer, electroplating the exposed metal strip, thereby to form an extremely narrow gate electrode, removing the deposited SiO.sub.2, the metal oxide and the remaining metal layer to leave only the gate electrode, and using the gate electrode as a mask for ion implanting source and drain regions. Since the gate electrode can be made so narrow, the channel region is correspondingly short to give extremely high frequency capabilities. Other embodiments are also described.

4037308 - Methods for making transistor structures - Owned by Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)

In one embodiment, an extremely short channel FET is made by forming a metal layer over a wafer, depositing silicon dioxide over part of the metal layer, oxidizing the exposed metal, controllably etching a portion of the silicon dioxide to expose a small strip of the nonoxidized metal layer, electroplating the exposed metal strip, thereby to form an extremely narrow gate electrode, removing the deposited SiO.sub.2, the metal oxide and the remaining metal layer to leave only the gate electrode, and using the gate electrode as a mask for ion implanting source and drain regions. Since the gate electrode can be made so narrow, the channel region is correspondingly short to give extremely high frequency capabilities. Other embodiments are also described.

4151635 - Method for making a complementary silicon gate MOS structure - Owned by Signetics Corporation (Sunnyvale, CA)

Complementary silicon gate MOS structure formed of a semiconductor body of silicon having a major surface with a first region of N conductivity type formed in the body and extending to the surface and a second region of P conductivity type formed in the body and extending to the surface. A P-channel MOS device is formed in the first region and an N-channel MOS device is formed in the second region to provide complementary devices in the body. Each of the P and N-channel devices has a polycrystalline gate structure in which the polycrystalline material is doped with a P-type impurity to make possible the matching of threshold voltages of both devices. In the method, complementary MOS devices are formed by the use of two separate etching operations on the polycrystalline material and forming relatively thick layers of silicon type material on the semiconductor body in separate operations.

4197632 - Semiconductor device - Owned by Nippon Electric Co., Ltd. (Tokyo,JP)

A method for fabricating a semiconductor device includes the formation of a monitoring element in a substrate. The monitoring element has substantially the same structure and size as a circuit element on the device which is to be monitored. Polycrystalline electrodes are contacted to the semiconductor regions of the monitoring element and extend on an insulating film covering the surface of the substrate. The electrical characteristics of the monitoring element are measured by contacting probes of a measuring apparatus to portions of the polycrystalline electrodes.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us