or
Bookmark and Share
Telecommunications receivers
   
Document Number
US Patent 3920900
Issued Date
November 18, 1975
Link
Map
Abstract
A method and apparatus are described for reframing a frame-structured telecommunication signal in which detection of a suspected misframe condition initiates a checking process to determine whether a misframe condition exists and at the same time initiates a hunting process to determine the correct frame structure. Checking is effected by accumulating indications of in frame and out of frame conditions in a bidirectional counter and an out of frame decision is made when the counter reaches a limit value. A local frame distributor is then shifted immediately to the new frame structure found by the hunting process. Reframing is thereby accomplished with minimal information loss.
Drawing
Telecommunications receivers - US Patent 3920900 Drawing
Drawing from US Patent 3920900
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
7
Comments:
no comments yet
Owner
The Post Office (London,EN)
Published
November 18, 1975
Application Number
05/501,244
Filed
August 28, 1974
US Classification
375/362   370/509 375/371
Int'l Classification
H04J   3/06   (20060101)  
Assistant Examiner
Attorney/Law Firm
Priority Data
Sep 05, 1973 [UK] 41750/73
USPTO Field of Search
178/69.5R   178/69.5F   179/15BS   340/146.1D   328/155   325/325   235/92EC   235/92T   235/92CA   235/92PS  
Related Patents
4763324 - Frame decoding - Owned by Siemens Aktiengesellschaft (Berlin and Munich,DE)

A method of frame decoding a series data flow having a frame structure containing an item of periodically occurring synchronizing information, employs a frame recognition circuit, which is synchronized to the item of synchronizing information and is coupled to a frame generator. After a predetermined number of synchronous coincidences of the item of synchronizing information and a synchronizing signal emitted from the frame generator, the frame recognition circuit and frame generator are decoupled. During synchronous coincidence, a weighting counter is periodically increased by a predetermined amount, and in the case of non-coincidence it is periodically reduced by a predetermined amount. Resynchronization takes place only when the count of the weighting counter has reached its maximum value and the frame recognition circuit is synchronized to a new item of synchronizing information.

4340962 - Circuit arrangement for the synchronization of a digital subscriber station by a digital exchange in a PCM telecommunication network - Owned by Siemens Aktiengesellshaft (Berlin and Munich,DE)

Circuit arrangement for synchronizing a subordinate system, in particular a digital subscriber station, by a superordinate system, in particular a digital exchange, in a PCM time-multiplex telecommunication network. The circuit arrangement operates to evaluate only those synchronization bit combinations which lie at the beginning of a message signal block, thereby avoiding initiation of a re-synchronization during transmission of a block.

4244052 - Receiver word alignment for digital transmission systems using a redundant ternary line code - Owned by International Standard Electric Corporation (New York, NY)

An arrangement and method of aligning a digital transmission system receiver to an incoming redundant ternary line signal (6B4T code) which combines detection of an excessive number of code violations with detection of a large number of prohibited ternary words (i.e. redundant ternary words not allocated to a binary equivalent. This results in elimination of spurious realignments of the receiver coupled with rapid realignment when necessary with no disturbance to the output timing during realignment.

4479230 - Process and apparatus for the synchronization on reception of a signal provided with a synchronization pattern - Owned by Lignes Telegraphiques & Telephoniques (Ste-Honorine,FR)

A process and apparatus for the synchronization on reception of a signal provided with a synchronization pattern. The process consists of retaining the synchronization setting until it can be readjusted on a periodically appearing potential synchronization pattern, optionally in the absence of a reference synchronization pattern corresponding to a previously acquired synchronization. The apparatus has a potential time base loaded to a given count during the presence of a potential synchronization pattern and a reference time base looped on itself and producing a synchronization signal when it reaches a given count. If a potential synchronization pattern is present in an iterative manner, a logic circuit produces a signal causing the synchronization change by loading the reference time base with the potential time base.

4012598 - Method and means for pulse receiver synchronization - Owned by Bell Telephone Laboratories, Incorporated (Murray Hill, NJ)

A receiver is disclosed which operates for synchronously receiving pulses of a serial stream without synchronizing the receiver clock to the clock at a transmitting site. Circuitry is provided for generating multiple delayed pulse signals in response to each incoming pulse and for sampling and maintaining a sequence of the most recent samples of the pulse signals. Decoding logic detects state transitions within the sequence, the location therein being indicative of the phase of the pulses relative to the clock signals. The decoding logic operates other circuitry for tracking the phase of the pulses as it drifts. The phase tracking circuitry enables the selection of ones of the samples which are synchronized, or in pulse durational phase, with the receiver clock for reconstructing the incoming pulse stream.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us