or
Bookmark and Share
Solid state imaging device
   
Document Number
US Patent 4117514
Issued Date
September 26, 1978
Link
Inventors
Map
Abstract
A solid state imaging device capable of converting one-dimensional or two-dimensional optical information into an electrical signal is disclosed. A signal charge stored in each of a plurality of photo-electric converter elements, which is proportional to the amount of incident light, is read into a corresponding stage of a charge transfer device through a switching transistor under the control of a read control pulse. The read control pulse is applied through a clock line of the charge transfer device so that the clock line is used both for read-in and for transfer. In this manner, one picture element of the imaging device is constructed of one photo-cell and two transistors whereby a high integration density of the solid state imaging device is attained.
Drawing
Solid state imaging device - US Patent 4117514 Drawing
Drawing from US Patent 4117514
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
9
Comments:
no comments yet
Published
September 26, 1978
Application Number
05/768,190
Filed
February 14, 1977
US Classification
348/312   257/233 257/234 257/251 257/E27.15 348/305 348/308 365/183 365/233 365/238 377/42 377/53
Int'l Classification
H04N   3/15   (20060101)   H01L   27/148   (20060101)  
Assistant Examiner
USPTO Field of Search
358/213   358/59   357/24   357/30   250/211J   250/578   307/221C   307/221D   365/183   365/233   365/238  
Related Patents
4518978 - Solid state image sensor - Owned by Sony Corporation (Tokyo,JP)

A solid state image sensor of the interline transfer type comprises a sensing and vertical transfer portion, a horizontal charge transfer portion and an output portion, having a large number of sensing element regions, each of which contains a photo-sensing area, a vertical charge transfer portion and a channel stopper area with substantially the same impurity concentration provided in areas surrounding the photo-sensing area and forming a transfer gate area are provided in the sensing and vertical transfer portions, and the arrangement of first and second transfer electrodes are provided for the sensing element regions such that the second transfer electrode is located completely on the first transfer electrode in the area of a part of the channel stopper region between two adjacent photo-sensing areas so that it is shielded from a part of the channel stopper region by the first transfer electrode so that the charge transfer efficiency in the vertical charge transfer portion is substantially improved.

4336557 - Monolithically integrated circuit for relatively slow readout from a two-dimensional image sensor - Owned by Siemens Aktiengesellschaft (Berlin & Munich,DE)

A monolithically integrated circuit for relatively slow readout of a two-dimensional image sensor and transfer of separate signal charge packets and noise charge packets from the image sensor to a pair of charge transfer devices has first and second intermediate memories for respectively storing the signal and noise charge packets which are connected to clock pulse voltages for successively transferring the packets to the charge transfer devices. An output stage connected to the charge transfer devices contains a difference circuit for subtracting the noise signal from the total signal to generate a readout representing only the signal generated by incident radiation on the sensor.

4360833 - Light sensitive semi-conductor element and arrangement - Owned by Canon Kabushiki Kaisha (Tokyo,JP)

In the disclosed element, a number of line shaped sensors each includes a plurality of P-N junctions each of which accumulates a charge corresponding to the amount of light incident thereon. A number of registers, one for each sensor, each defines addresses coupled to respective P-N junctions of the corresponding sensor to have the charge accumulated on each P-N junction transferred to the respective address in each register so that time sequential signals can be obtained from each register. A collection register has an address coupled to each of the other registers to store the time sequential output signals so that the stored signals can be read out sequentially. A gate arrangement connecting the output of the first registers to each address controls the time interval during which the time sequential signals of the first registers are transferred to the accumulating register.

4338633 - Frame integrator for CID imaging system - Owned by Northrop Corporation (Los Angeles, CA)

A frame integrator for integrating each of the outputs of an array of radiation detectors whose output is obtained by the charge-injection-device technique. An array of analog integrators is connected using row and column interconnection techniques with an array of radiation detectors. The output from each radiation detector is sampled periodically and the detector returned to its unexposed condition to avoid saturation of the detector. The analog integrator associated with each detector integrates the sampled output of the detector to increase the effective sensitivity of the detector and to reduce the noise in the output. Each analog integrator consists of a precharged capacitor which is discharged through a field effect transistor in an amount proportional to the output of the associated radiation detector.

4638361 - Solid state image pickup - Owned by Sony Corporation (Tokyo,JP)

In a solid state image pickup apparatus employing a solid state image pickup device of the interline transfer type which comprises a plurality of photodetectors (1) arranged horizontally and vertically, transfer gate areas (6) each corresponding to each of the photodetectors (1), vertical transfer portions (2), a horizontal transfer portion (4) and an output portion (5), a reading pulse voltage taking a first high level (V.sub.R) is applied to each of two of the transfer gate areas (6) adjacent in the vertical direction alternately at every field period, so that signal charges are read out to the vertical transfer portions (2) from the photodetectors (1) corresponding to the transfer gate areas (6) to which the reading pulse voltage is applied, a voltage taking a second high level (V.sub.H) lower than the first high level (V.sub.R) is applied to the storage regions of the vertical transfer portions (2) during each horizontal video period, transfer pulse voltages taking the low level (V.sub.L) in turn at the respective different phases within each horizontal blanking period are applied to the vertical transfer portions (2), so that the signal charges read out to the vertical transfer portions (2) are transferred vertically, and the signal charges transferred vertically are further transferred horizontally through the horizontal transfer portion (4) to the output portion (5), thereby to produce an image pickup signal output.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us