or
Bookmark and Share
Electronic timepiece
   
Document Number
US Patent 4326277
Issued Date
April 20, 1982
Link
Inventors
Map
Abstract
A electronic timepiece having a dynamic frequency divider, a static frequency divider and a reset system, in which a switching means is provided in the voltage supply circuit of the dynamic frequency divider and a gate means is provided between the dynamic frequency divider and the static frequency divider. The switching means is a transistor adapted to be cut off to stop the operation of the dynamic frequency divider in the reset state and the gate means is a digital logic gate adapted to fix the output thereof by an input voltage applied by the reset system, whereby power consumption in the dynamic frequency divider and in the static frequency divider may be reduced.
Drawing
Electronic timepiece - US Patent 4326277 Drawing
Drawing from US Patent 4326277
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
4
Comments:
no comments yet
Owner
Published
April 20, 1982
Application Number
06/011,853
Filed
February 13, 1979
US Classification
368/86   368/156 368/187 368/204 968/894
Int'l Classification
G04G   5/00   (20060101)   G04G   19/00   (20060101)   G04G   5/02   (20060101)   G04G   19/12   (20060101)  
Examiner
Priority Data
Feb 17, 1978 [JP] 53/17453
USPTO Field of Search
368/66   368/82   368/155   368/159   368/187   368/203   368/204   368/203   368/204   368/203   368/204   307/22R   307/221R   307/223R   307/225R   307/247A  
Related Patents
4433920 - Electronic timepiece having improved primary frequency divider response characteristics - Owned by Citizen Watch Company Limited (Tokyo,JP)

In an electronic timepiece having a primary frequency divider circuit coupled to receive a standard frequency signal and comprising a group of P-channel FETs and a group of N-channel FETs, a bias circuit supplies a bias input to the P-channel FET group and a separate bias input to the N-channel FET group. By providing these bias inputs through current mirror coupling from a standard current source, the response of the primary frequency divider circuit to low amplitudes of the standard frequency signal can be made substantially independent of timepiece battery voltage variations, over a wide range of battery voltages.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us