A shift register having a plurality of flip-flop circuits connected in cascade in which a clock pulse is supplied to the flip-flop circuit at the final stage and the AND-outputs from the respective stage of flip-flop circuits are supplied to the preceding stage of flip-flop circuits as clock pulses, whereby the input data are shifted or transferred in synchronism with the clock pulse.
