or
Bookmark and Share
Memory addressing circuit for converting sequential input data to interleaved output data sequence using multiple memories
   
Document Number
US Patent 4393444
Issued Date
July 12, 1983
Link
Inventors
Map
Abstract
A system for converting sequentially received data words, in the form of successively received groups of data words, into an interleaved output data word sequence, with each group of received data words consisting of T successive series of R data words. The system comprises N memories, each having W words locations, where W.multidot.N.gtoreq.T.multidot.R and where the N memories form a single memory matrix which is employed to process every group of received data words. Writing logic is provided for writing successively received data words of a first group of data words into the N memories in a predetermined sequence. Reading logic is provided for reading from the memories every R.sup.th data word of the first group of data words written into the to leave an available word location in each instance where a data word was read therefrom. The writing logic also includes logic for writing successively received data words of each subsequently received group of data words into successively occurring available word locations created by the reading therefrom of the data words of the immediately preceding group of data words.
Drawing
Memory addressing circuit for converting sequential input data to interleaved output data sequence using multiple memories - US Patent 4393444 Drawing
Drawing from US Patent 4393444
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
8
Comments:
no comments yet
Owner
RCA Corporation (New York, NY)
Published
July 12, 1983
Application Number
06/204,694
Filed
November 6, 1980
US Classification
711/157   342/195 711/5
Int'l Classification
G01S   7/28   (20060101)   G01S   7/292   (20060101)   G06F   7/78   (20060101)   G06F   7/76   (20060101)  
Examiner
Assistant Examiner
USPTO Field of Search
364/2MSFile   364/9MSFile   343/5DP  
Related Patents
4852065 - Data reorganization apparatus

Data reorganization apparatus includes a double buffer arrangement in which data is written into each buffer by rows and is read out by columns. The inputs and outputs of the buffers are time-division multiplexed, which reduces the required width of each buffer by the product of the input and output multiplexing factors. The apparatus can be used for corner turning of image data e.g. receiving data in sub-frame order and reorganizing it into scan-line order for display.

4703440 - Method and apparatus for processing ultrasonic echo signals - Owned by Siemens Aktiengesellschaft (Berlin and Munich,DE)

A method and apparatus for processing ultrasonic echo signals employ intermediate storage and representation of the echo signals in the form of image vectors, such storage and representation proceeding independently of the scanning technique utilized to generate the image vectors, such that switching among various scanning techniques is permitted. The full length of each image vector is written into an image memory in column fashion, the stored vectors being read out as image signals in a format suitable for specific types of representation, such as on a television monitor, the format instructions being contained in a memory or generated by an arithmetic unit. Upon read out from the image memory, the geometric form of the ultrasonic scan is reconstructed in a position and form corresponding to the actual scan, and the ultrasonic echo signals are similarly represented at their true positions.

4484265 - Corner turn memory address generator - Owned by Westinghouse Electric Corp. (Pittsburgh, PA)

An address generator for corner turn memories which are dimensioned in integral powers of two is disclosed. A binary adder is utilized to combine the current address with a binary number which specifies the amount to be added to the current address to generate the next address of the corner turn sequence. Limiting the dimensions of the memory to integral powers of two simplifies the circuitry necessary to generate the corner turn address sequence.

7272697 - Systems and methods for managing data stored in a multi-drive storage device - Owned by Micron Technology, Inc. (Boise, ID)

A virtual mass storage device implements a data manager for storing information on multiple physical mass storage devices. The virtual mass storage device is organized into blocks of information, which are allocated to different physical devices, thereby enabling the physical devices to operate in parallel and increase the overall transfer rate of the virtual device.

6763445 - Multi-drive virtual mass storage device and method of operating same - Owned by Micron Technology, Inc. (Boise, ID)

A virtual mass storage device implements a data manager for storing information on multiple physical mass storage devices. The virtual mass storage device is organized into blocks of information which are allocated to different physical devices, thereby enabling the physical devices to operate in parallel and increase the overall transfer rate of the virtual device.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us