|
|
|
| United States Patent | 4521847 |
| Link to this page | http://www.wikipatents.com/4521847.html |
| Inventor(s) | Ziehm; Richard T. (Webster, NY);
Wilczek; Stephen P. (Fairport, NY);
Baker; George E. (Rochester, NY);
Husted; Raymond R. (Rochester, NY);
Dumas; Glen A. (Henrietta, NY);
Bunker; Keith G. (Rochester, NY);
Place, Jr.; George H. (Webster, NY) |
| Abstract | The present invention is a multiprocessor control system that allows full
job recovery after a machine power down or after a malfunction or software
crash or temporary power outage. In particular, essential variables such
as the state and status of the machine and the programmed job at the time
of the malfunction are maintained in nonvolatile memory. This information
is continually updated in nonvolatile memory. Once the control system has
reset and reinitialized all the control elements after a malfunction, the
control restores or downloads all the relevant variables in the
nonvolatile memory to the various control elements to maintain status. In
another embodiment, the essential variables are maintained in RAM
locations in a master processor and saved for downloading to the control
elements. |
|
|
|
Title Information  |
|
|
|
|
|
Drawing from US Patent 4521847 |
|
|
Control system job recovery after a malfunction |
|
|
|
|
|
| Publication Date |
June 4, 1985 |
|
|
|
|
|
| Filing Date |
September 21, 1982 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Title Information  |
|
|
References  |
|
|
| *references marked with an asterisk below are user-added references |
|
U.S. References |
|
|
| Add a new US reference: |
| | Reference | Relevancy | Comments | Reference | Relevancy | Comments | 4412284 Kerforne 714/22 Oct,1983 |      Your vote accepted [0 after 0 votes] | | 4327993 Gauronski 399/19 May,1982 |      Your vote accepted [0 after 0 votes] | | 4304001 Cope 714/4 Dec,1981 |      Your vote accepted [0 after 0 votes] | | 4253145 Goldberg 703/21 Feb,1981 |      Your vote accepted [0 after 0 votes] | | 4229790 Gilliland 718/101 Oct,1980 |      Your vote accepted [0 after 0 votes] | | 4228495 Bernhard 700/7 Oct,1980 |      Your vote accepted [0 after 0 votes] | | 4224664 Trinchieri 714/25 Sep,1980 |      Your vote accepted [0 after 0 votes] | | 4219873 Kober 712/31 Aug,1980 |      Your vote accepted [0 after 0 votes] | | 4215395 Bunyard 700/5 Jul,1980 |      Your vote accepted [0 after 0 votes] | | 4186299 Batchelor 399/77 Jan,1980 |      Your vote accepted [0 after 0 votes] | | 4170791 Daughton 710/305 Oct,1979 |      Your vote accepted [0 after 0 votes] | | 4152761 Louie 718/103 May,1979 |      Your vote accepted [0 after 0 votes] | | 4145739 Dunning 709/211 Mar,1979 |      Your vote accepted [0 after 0 votes] | | 4138718 Toke 700/7 Feb,1979 |      Your vote accepted [0 after 0 votes] | | 4123794 Matsumoto 700/3 Oct,1978 |      Your vote accepted [0 after 0 votes] | | 4099252 Danco 703/22 Jul,1978 |      Your vote accepted [0 after 0 votes] | | 4084228 Dufond 718/103 Apr,1978 |      Your vote accepted [0 after 0 votes] | | 4064395 Schubeler 700/7 Dec,1977 |      Your vote accepted [0 after 0 votes] | | 4045661 Antoine 714/17 Aug,1977 |      Your vote accepted [0 after 0 votes] | | 4045660 Weisgerber 700/192 Aug,1977 |      Your vote accepted [0 after 0 votes] | | 4044337 Hicks 714/19 Aug,1977 |      Your vote accepted [0 after 0 votes] | | 4044334 Bachman 707/102 Aug,1977 |      Your vote accepted [0 after 0 votes] | | 3983539 Faber 712/247 Sep,1976 |      Your vote accepted [0 after 0 votes] | | 3983541 Faber 712/247 Sep,1976 |      Your vote accepted [0 after 0 votes] | | 3978452 Barton 712/201 Aug,1976 |      Your vote accepted [0 after 0 votes] | | 3916383 Malcolm 718/104 Oct,1975 |      Your vote accepted [0 after 0 votes] | | 3812469 Hauck 710/100 May,1974 |      Your vote accepted [0 after 0 votes] | | 3805247 Zucker 712/225 Apr,1974 |      Your vote accepted [0 after 0 votes] | | 3786430 Hajdu 703/21 Jan,1974 |      Your vote accepted [0 after 0 votes] | | 3760365 Kurtzberg 712/216 Sep,1973 |      Your vote accepted [0 after 0 votes] | | 3699529 Beyers 709/225 Oct,1972 |      Your vote accepted [0 after 0 votes] | | 3692989 Kandiew 714/10 Sep,1972 |      Your vote accepted [0 after 0 votes] | | 3614742 Watson 407/45 Oct,1971 |      Your vote accepted [0 after 0 votes] | | | | | |
|
|
|
|
U.S. References |
|
|
Foreign References |
|
|
|
|
|
|
Foreign References |
|
|
Other References |
|
|
|
|
|
|
Other References |
|
|
|
|
|
References  |
|
|
|
|
|
| Market Size |
|
Estimate the gross annual revenues of the relevant market
sector:
|
| | |
| |
|
|
| Market Share |
|
Estimate the percentage of the relevant market sector this invention will capture:
|
| | |
| |
|
|
| Reasonable Royalty |
|
What percentage of gross sales should the inventor or assignee be paid?
|
| | |
| |
|
|
|
Public's "Guesstimation" of Royalty Value
|
| Market Size | N/A | [No votes] | | x | Market Share | N/A | [No votes] | | x | Reasonable Royalty | N/A | [No votes] |
| | N/A | |
| |
|
|
|
|
|
|
|
|
|
|
|
|
Market Review  |
|
|
Technical Review  |
|
|
Claims  |
|
|
What is claimed is:
1. In a multiprocessor machine control having a plurality of processors,
the processors controlling the operation of a machine having a plurality
of operating components cooperating with one another to produce a result,
each of the processors capable of being reset upon occurrence of an
abnormal condition, one of the processors maintaining status information
in memory for each of the other processors, the status information being
related to the control of the operating components of each of the
processors, the control comprising
means to recognize an abnormal condition in a given one of the processors,
means for resetting said processor manifesting said abnormal condition,
said means for resetting being interconnected to said means to recognize,
and
means for downloading status information related to said given one of the
processors from the memory of the processor maintaining status to said
given one of the processors, the operation of said machine continuing
after the resetting of the processor manifesting the abnormal condition.
2. The control of claim 1 wherein the processor maintaining status
information is a master processor maintaining status for each of the other
processors in selected nonvolatile memory locations.
3. The control of claim 1 wherein the processor maintaining status
information is a master processor maintaining status for each of the other
processors in selected RAM locations.
4. In a machine control having a plurality of control elements including a
master control element with a memory, the contents of the memory storing
status information relating to the control elements, reset circuitry
connected to the master control element and at least one remote control
element connected to the master control element, a method of recovery from
a machine malfunction comprising the steps of
(1) the master control element recognizing the existence of a malfunction
in a remote control element,
(2) the master control element determining the source of the malfunction in
response to the recognition of the existence of a malfunction,
(3) the reset circuitry in response to the master control element
initializing said remote control element without destroying the contents
of the master control element memory storing status information,
(4) the master control element downloading the status information from the
memory of the master control element to said remote control element, and
(5) continuing machine operation without loss of said status information.
5. The method of claim 4 wherein the memory storing status information is a
nonvolatile memory.
6. The method of claim 5, wherein the machine includes a power up phase of
each of the control elements including a memory, including the steps of
the master control element resetting the control elements during the
machine power up phase and downloading the contents of the nonvolatile
memory to all of the memories of the control elements after reset.
7. The method of claim 4 wherein the memory storing status information is a
random access memory and wherein the master control element includes a
flag in memory, said flag set to indicate save status.
8. The method of claim 7 wherein the step of initializing the control
element includes the step of the master control element of reading said
flag in memory to save the contents of the RAM storing the status
information.
9. The method of claim 4 wherein a portion of the memory in the master
control element storing status information is associated with a particular
remote control element, and each of the remote control elements include a
memory, and the step of downloading the status information includes the
step of downloading the status information of the master control element
memory associated with a particular remote control element to the memory
of said particular remote control element.
10. In a multiprocessor control system having a plurality of interconnected
processors, each of the processors including a status memory, one of the
processors being the master processor having a master memory with
locations associated with each of the processors, the master processor
including reset circuitry to reset each of the processors, a method of
recovery from a system abnormality including the steps of
(1) the master processor identifying a particular processor manifesting the
abnormaility,
(2) the master processor preventing the destruction of the contents of the
master memory locations associated with the processor manifesting the
abnormality,
(3) the reset circuitry resetting the processor manifesting the
abnormality,
(4) the master processor restoring the memory of the processor manifesting
the abnormality with the contents of the master memory locations
associated with the processor manifesting the abnormality.
11. The method of claim 10 wherein the selected memory locations are
nonvolatile memory locations controlled by the master processor.
12. In a machine control having a plurality of control processors including
a master processor with a memory for continually storing machine status
information and at least one remote processor providing coded
transmissions, the master processor memory maintaining status information
associated with said remote processor, a method of recovery from a machine
malfunction comprising the steps of
(1) the master processor recognizing the existence of a malfunction,
(2) the master processor identifying the remote processor being the source
of the malfunction through a coded transmission from the remote processor,
(3) the master processor initializing said remote processor without
destroying the status information of the master processor memory,
(4) the master processor downloading the status information from the master
processor memory associated with said remote processor to the remote
processor after receiving the coded transmission, and
(5) continuing machine operation without loss of machine status in the
remote processor. |
|
|
|
|
Claims  |
|
|
Description  |
|
|
This invention relates to an electronic control system, and in particular,
to full job recovery after a machine power down or after a machine
malfunction.
For further information relating to this application, reference is made to
the following companion U.S. patent applications filed concurrently
herewith to the common assignee U.S. Ser. No. 420,965, Remote Process
Crash Recovery; U.S. Ser. No. 420,988, Process Scheduler in an Electronic
Control; U.S. Ser. No. 420,991, Distributed Processing Environment Fault
Isolation; U.S. Ser. No. 420,992, Common Control in Multiple Processors By
Chaining Tasks; U.S. Ser. No. 420,993, Virtual Machine Control; U.S. Ser.
No. 420,994, Task Control Manager; U.S. Ser. No. 420,999, Separate
Resetting of Processors in a Multiprocessor Control; U.S. Ser. No.
421,006, Filtered Inputs; U.S. Ser. No. 421,007, Multiprocessor Control
Synchronization and Instruction Downloading; U.S. Ser. No. 421,008,
Microprocessor Memory Map; U.S. Ser. No. 421,009, Changing Portions of
Control in a ROM Based System; U.S. Ser. No. 421,010, Race Control
Suspension; U.S. Ser. No. 421,011, Control Fault Detection for Machine
Recovery and Diagnostics Prior to Malfunction; U.S. Ser. No. 421,016,
Single Point Microprocessor Reset; and U.S. Ser. No. 421,615, Control
Crash Diagnostics.
Often times in the use of high volume reproduction or printing machines,
high volume job requirements cannot be initiated toward the end of the
day. This is due to the fact that stopping in the middle of a job run and
power shutdown at the end of the day will cause the machine to lose the
job status. That is, the machine control will lose the vital information
on the portion of the job completed and the portion of the job to be
completed. Thus, to start the job up the next morning it is often
necessary to start the job from the beginning or to note the portion of a
job completed. This is also true during a temporary power outage.
It would be desirable, therefore, to provide a machine control that permits
job continuation the following day or whenever desired after a power
shutdown in the middle of the job.
As the complexity of electronic control system increases, in particular,
multiprocessor control systems, the likelihood of abnormalities and
software malfunctions and crashes also increases. Control systems often
employ various reset schemes of the various processors to recover from
malfunctions. However, in resetting the processors, the processors
reinitialize. That is, the contents of various random access memories
(RAMs) are destroyed and all outputs turned off. Therefore, if the
contents of the RAMs are destroyed, in effect the control is not able to
continue from the point of reset because critical machine status
information has been destroyed.
It would be desirable, therefore, to provide a complex control system in
which recovery from abnormalities and the resetting of the control allows
full continuation of the operation of the machine from the point of
occurrence of the abnormality.
It is an object of the present invention, therefore, to provide a new and
improved control. It is a further object of the present invention to
provide a control that permits job continuation after a power down or
power interruption in the middle of a job run. It is another object of the
present invention to provide a new and improved automatic machine control
recovery and, in particular, to provide for the resetting of the various
processors in a multiprocessor control without destroying the state of the
control at the time of the malfunction or abnormality.
Further advantages of the present invention will become apparent as the
following description proceeds, and the features characterizing the
invention will be pointed out with particularity in the claims annexed to
and forming a part of this specification.
Briefly, the present invention is a multiprocessor control system that
allows full job recovery after a machine power down or after a malfunction
of software crash. In particular, essential variables such as the state
and status of the machine and the programmed job at the time of the
malfunction are maintained in nonvolatile memory. This information is
continually updated in nonvolatile memory as the job progresses. Once the
control system has reset and reinitialized all the control elements after
a malfunction, the control restores or downloads all the relevant
variables in the nonvolatile memory to the various control elements to
restore status. In another embodiment, the essential variables as
maintained in RAM locations analogous to nonvolatile memory in a master
processor and saved for down-loading to the control elements.
For a better understanding of the present invention, reference may be had
to the accompanying drawings wherein the same reference numerals have been
applied to like parts and wherein:
FIG. 1 is an elevational view of a reproduction machine typical of the type
of machine or process that can be controlled in accordance with the
present invention;
FIG. 2 is a block diagram of the control boards for controlling the machine
of FIG. 1;
FIG. 3 illustrates some of the basic timing signals used in control of the
machine illustrated in FIG. 1;
FIG. 4 is an illustration of the levels of machine recovery and diagnostics
upon detection of a software crash;
FIG. 5 is an isometric view of the machine configuration of FIG. 1 showing
the control panel and the display control remote panel;
FIG. 6 shows the power up and run time crash counters on each of the
control boards in FIG. 2;
FIG. 7 is an illustration of the relationship of addresses and Task Control
Buffer data in displaying RAM contents;
FIG. 8 is a schematic for resetting the control boards in a multiprocessor
system;
FIG. 9 is a schematic for selective resetting of a particular control board
in a multiprocessor system; and
FIGS. 10a-10e show in more detail the resetting as illustrated in FIG. 9.
With reference to FIG. 1, there is shown an electrophotographic printing or
reproduction machine employing a belt 10 having a photoconductive surface.
Belt 10 moves in the direction of arrow 12 to advance successive portions
of the photoconductive surface through various processing stations,
starting with a charging station including a corona generating device 14.
The corona generating device charges the photoconductive surface to a
relatively high substantially uniform potential.
The charged portion of the photoconductive surface is then advanced through
an imaging station. At the imaging station, a document handling unit 15
positions an original document 16 facedown over exposure system 17. The
exposure system 17 includes lamp 20 illuminating the document 16
positioned on transparent platen 18. The light rays reflected from
document 16 are transmitted through lens 22. Lens 22 focuses the light
image of original document 16 onto the charged portion of the
photoconductive surface of belt 10 to selectively dissipate the charge.
This records an electrostatic latent image on the photoconductive surface
corresponding to the informational areas contained within the original
document.
Platen 18 is mounted movably and arranged to move in the direction of
arrows 24 to adjust the magnification of the original document being
reproduced. Lens 22 moves in synchronism therewith so as to focus the
light image of original document 16 onto the charged portion of the
photoconductive surface of belt 10.
Document handling unit 15 sequentially feeds documents from a holding tray,
in seriatim, to platen 18. The document handling unit recirculates
documents back to the stack supported on the tray. Thereafter, belt 10
advances the electrostatic latent image recorded on the photoconductive
surface to a development station.
At the development station a pair of magnetic brush developer rollers 26
and 28 advance a developer material into contact with the electrostatic
latent image. The latent image attracts toner particles from the carrier
granules of the developer material to form a toner powder image on the
photoconductive surface of belt 10.
After the electrostatic latent image recorded on the photoconductive
surface of belt 10 is developed, belt 10 advances the toner powder image
to the transfer station. At the transfer station a copy sheet is moved
into contact with the toner powder image. The transfer station includes a
corona generating device 30 which sprays ions onto the backside of the
copy sheet. This attracts the toner powder image from the photoconductive
surface of belt 10 to the sheet.
The copy sheets are fed from a selected one of trays 34 or 36 to the
transfer station. After transfer, conveyor 32 advances the sheet to a
fusing station. The fusing station includes a fuser assembly for
permanently affixing the transferred powder image to the copy sheet.
Preferably, fuser assembly 40 includes a heated fuser roller 42 and backup
roller 44 with the sheet passing between fuser roller 42 and backup roller
44 with the powder image contacting fuser roller 42.
After fusing, conveyor 46 transports the sheets to gate 48 which functions
as an inverter selector. Depending upon the position of gate 48, the copy
sheets will either be deflected into a sheet inverter 50 or | | |