|
Description  |
|
|
TECHNICAL FIELD
The present invention relates generally to testing of signal processing
elements and particularly to a method and apparatus for providing a
programmable test signal to a unit under test to determine the noise power
ratio of the unit.
BACKGROUND OF THE INVENTION
The noise power ratio (NPR) of a signal processing element is a measure of
its ability to pass a noise loaded input spectrum, shaped to have a notch,
without contamination of the notch. This ratio, which is useful in
expressing the dynamic range of the signal processing element, is
determined by applying a notched input noise spectrum to the element and
measuring the contamination in the output notch. Specifically, the depth
of the notch in the processed spectrum is examined to determine the noise
power ratio of the element.
The above testing method has proven generally effective for estimating the
noise power ratio of various signal processing elements and circuits.
However, in prior art NPR testers, the input noise spectrum is generated
by hardware modules which must be physically plugged into the tester. Each
of these modules produces a different input noise spectrum, and therefore
to change the spectrum applied to the unit, the operator must physically
remove the module from the tester. Moreover, with such a system the
operator cannot individually tailor the input spectrum to a specific unit
under test. Further, prior art noise power ratio testers are incapable of
simultaneously handling both analog and digital signals, and thus systems
having one type of signal input and another type of output cannot be
effectively tested.
There is therefore a need for an improved method and apparatus for
determining the noise power ratio of a unit under test which obviates such
plug-in modules for producing the input noise spectrum, and which can
accommodate both analog and digital signals.
SUMMARY OF THE INVENTION
The present invention describes a method and apparatus for determining the
noise power ratio (NPR) of a unit under test. In the method, a frequency
domain representation of a desired test spectrum is generated in
accordance with test parameters input to the apparatus by an operator
through a prompting scheme. The spectrum has a notch therein of
predetermined depth, width and center and 3 dB frequencies. The frequency
domain representation is then transformed into an input signal sequence
defining a time domain representation thereof. This input signal sequence
is then applied to the unit under test. Subsequently, an output signal
sequence from the unit under test is received, the sequence defining a
time domain representation of a measured spectrum. The output signal
sequence is then transformed back into a frequency domain representation.
The measured test spectrum has a notch whose depth is then normalized in
dB to determine the noise power ratio of the unit under test.
In accordance with the invention, a general purpose digital computer is
provided for producing the frequency domain representation of the desired
test spectrum. A memory associated with the computer includes a
time-to-frequency domain conversion algorithm, and frequency-to-time
domain conversion algorithm, e.g., a Fast Fourier Transform algorithm and
its inverse, for transforming the output signal sequence into the measured
test spectrum, and for transforming the desired test spectrum into the
input signal sequence, respectively. The apparatus also includes special
purpose hardware for applying the input signal sequence to the unit under
test and receiving the output signal sequence therefrom. In particular,
the special purpose hardware includes RAM storage for storing a digital
representation of the input and output signal sequences. The hardware also
includes a digital-to-analog converter, and an analog-to-digital converter
for providing full hybrid signal capability.
BRIEF DESCRIPTION OF THE DRAWINGS
For a more complete understanding of the present invention and the
advantages thereof, reference is now made to the following Description
taken in conjunction with the accompanying Drawings in which:
FIG. 1 is a schematic diagram of the general purpose noise power ratio
(NPR) testing apparatus of the present invention; and
FIG. 2 is a detailed schematic of the NPR testing apparatus of FIG. 1.
DETAILED DESCRIPTION
With reference to the drawings wherein like reference characters designate
like or similar parts throughout the several views, FIG. 1 is a schematic
diagram of a general purpose noise power ratio (NPR) testing apparatus of
the present invention. As seen in FIG. 1, a unit under test 10, whose
noise power ratio is to be determined, is connected between an NPR test
transmitter 12 and an NPR test receiver 14. The transmitter 12 includes a
noise source 16 which, in the preferred embodiment of the invention, is a
white noise signal generator. A white noise signal has equal energy
distribution over all frequencies of interest, regardless of the center
frequency of the frequency range being considered. As will be described in
more detail below, the NPR test transmitter 12 includes a programmable
digital computer and associated memory and peripheral devices, through
which an operator generates a frequency domain representation of a desired
test spectrum. In particular, in accordance with the present invention, a
prompting routine initiated by the computer prompts the operator to input
various test parameters which define the desired test spectrum 18. As seen
in FIG. 1, this spectrum includes a notch 20 whose depth is defined as
NPRT.
The desired test spectrum 18 is transmitted by the NPR test transmitter 12
to the unit under test 10 via the output line 22. In operation, the unit
under test 10 contaminates the notch in the desired test spectrum 18 to
produce a notch 28 whose depth is defined as NPRM. The NPR test receiver
14 receives the output signal from the unit under test 10 via the input
line 24. As will be described in more detail below, this output signal is
then transformed back into the frequency domain to produce the measured
test spectrum 26. In accordance with the present invention, the noise
power ratio in dB of the unit under test 10 is then calculated by taking
the logarithmic ratio of the notch depths NPRT and NPRM.
Referring now to FIG. 2, a detailed schematic of the NPR test apparatus of
FIG. 1 is shown. Generally, this apparatus includes a general purpose
digital computer 30 and a special purpose hardware section 32. Although
not shown, the computer 30 includes associated memory and standard
peripheral devices such as a keyboard, display, printer, etc. As will be
described in detail below, the computer 30 controls the operation of the
hardware section 32 through control signals applied thereto over control
bus 34.
As described above, the present invention includes a method for determining
the noise power ratio of a unit under test wherein an operator is prompted
to generate a frequency domain representation of a desired test spectrum.
In particular, a conventional prompting routine is stored in a memory
device in the computer 30 and once initiated, provides prompt requests to
the operator through a visual display. In response to such requests, the
operator inputs, via a keyboard or the like, various test parameters.
Specifically, in the preferred embodiment of the invention the computer
prompts the operator to input the following test parameters:
F.sub.L --Noise Spectrum Lower 3 dB Frequency
F.sub.U --Noise Spectrum Upper 3 dB Frequency
F.sub.N --Notch Center Frequency
F.sub.W --Notch Width
F.sub.S --Digital Sample Frequency
F.sub.R --Receive Notch Frequency
The prompting routine will initially prompt the operator for an input using
a message displayed on a prompt line of the visual display associated with
the computer 30. For example, the system may display on the prompt line
the following message:
______________________________________
Type Value For "Noise Spectrum Lower 3dB Frequency";
press ENTER:
______________________________________
The operator then keys in the requested information and presses an ENTER
key on the keyboard to enter this test parameter into the system. The
routine then continues to prompt the operator to input the remainder of
the text parameters noted above.
Ideally, the notch 20 in the desired test spectrum 18 would be infinitely
deep since in such a case, the depth NPRM of the notch in the measured
test spectrum 26 would then be equal to the NPR of the unit. However, in
practice a notch depth that is equal to or greater than the expected noise
power ratio (in dB) of the unit under test must be used. The value of this
notch depth may also be selected by the operator, or alternatively,
pre-programmed into the computer 30.
In response to the prompt requests, the data defining the above test
parameters is input to the apparatus. This data is then formatted in the
computer 30 to produce a 4096 point frequency domain representation of the
desired test spectrum 18. In particular, the computer includes a routine
which receives the lower 3 dB point and the left endpoint of the notch as
inputs, and generates a set of coefficients representing a straight line
between such points. Likewise, the routine also generates a straight line
between the right endpoint of the notch and the upper 3 dB point. By this
routine, the desired test spectrum, including a notch 20 of predetermined
depth, notch width, center and 3 dB frequencies, is generated.
Referring back to FIG. 2, the frequency domain representation of the
desired test spectrum 18 is then transformed into a time domain
representation by a frequency-to-time domain conversion algorithm,
preferably an inverse Fast Fourier Transform algorithm (FET.sup.-1)
designated generally by the reference numeral 36. The FFT.sup.-1 algorithm
is stored in memory in the general purpose digital computer 30 and
functions to generate an input signal sequence corresponding to the
frequency domain representation of the desired test spectrum. The input
signal sequence is then applied to the special purpose hardware section 32
of the NPR test apparatus via a data line 38.
The input signal sequence defining the time domain representation of the
desired test spectrum is stored in a 4096.times.16 random access memory
(RAM) 40 during a SET UP stage of the test. With reference to FIG. 2, a
SET UP/TEST switch S1 includes a first single pole-double throw switch S1A
which is moved to a first position as shown to connect the input signal
sequence to the RAM 40. The input signal sequence is stored in the RAM 40
as a series of 4K words at locations therein determined by address signals
supplied by the computer on address line 42. Specifically, these signals
are applied to the RAM 40 via a second single pole-double throw switch
S1B. The position of the SET UP/TEST switch S1 is determined by control
signals supplied to hardware section 32 over control bus 34.
After the input signal sequence has been stored in the RAM 40, and in
response to a control signal received by the hardware section 32 over the
control bus 34, a TEST sequence is initiated with the switches S1A and S1B
moving to the positions shown in the dotted lines. In particular, a
digital sample frequency command is sent via the data bus 34 to control a
clock generator 44 which in turn drives an address counter 46 via a clock
signal on line 48. As discussed above, the digital sample frequency
F.sub.S is selected by the operator through the prompt sequence before the
test is run. The address counter 46 has a first output line 50 connected
to the second pole of the switch S1B. Once the TEST sequence has been
initiated, the clock generator 44 drives the address counter 46 to cycle
through the desired test sequence 18 stored in the RAM 40 repetitively
until stopped.
The input signal sequence representing the notched desired test spectrum is
available as a 16-bit digital signal via the output line 52 or may be
applied via an input line 54 to a digital-to-analog (D/A) converter 56
driven by the clock signal applied thereto from line 58. In operation,
either the digital output on line 52 or the analog output of the D/A
converter on line 60 may be applied to the unit under test.
During the TEST sequence, an output signal sequence defining a time domain
representation of a measured test spectrum is received from the unit under
test. With reference again to FIG. 2, this output signal sequence may be
in either analog or digital form. If in analog form, the output signal
sequence is applied via a line 62 to an analog-to-digital (A/D) converter
64 which is driven by the clock signal input thereto from a line 66.
However, if the output signal sequence from the unit under test is in
digital form, this signal is applied to the special purpose hardware
section 32 via an input line 68. Depending on which type of input is
applied to the special purpose hardware, a single pole-double throw switch
S3 is utilized to connect either the output of the A/D converter on line
69, or the digital input on line 68, to an ANALYZE/TEST switch S2. During
the TEST sequence, a single pole-double throw switch S2B is connected to
its test terminal (as indicated by the dotted line) and the output signal
sequence in digital form is routed to a second random access memory (RAM)
70. The RAM 70 is also connected to the single pole-double throw switch
S2A which during the TEST sequence is connected to the address counter (as
indicated by the dotted line) via a second output line thereof 72. When
the output signal sequence is applied to the special purpose hardware 32,
it is stored in the RAM 70 as a series of 4K digital words.
The output signal sequence defining a time domain representation of a
measured test spectrum is then analyzed according to the method of the
present invention for determining the noise power ratio of the unit under
test. More specifically, during an ANALYSIS sequence, a control signal
from the general purpose computer 30 is applied to the special purpose
hardware 32 via the control bus 34 to activate S2. Specifically, via
switch S2A, computer 30 accesses the RAM 70 through an address line 74 to
cause the contents thereof to be applied via a data line 76 to a
time-to-frequency domain conversion algorithm, preferably a Fast Fourier
Transform algorithm designated generally by the numeral 78. As is
well-known in the prior art, a FFT algorithm can be placed in storage in
the general purpose computer and serves to transform the output signal
sequence from the unit under test into a frequency domain representation
of the measured test spectrum. As discussed above with respect to FIG. 1,
the measured test spectrum 26 includes a notch 28 having a depth NPRM. In
particular, the passage of the input signal sequence through the unit
under test serves to contaminate the notch in the desired test spectrum by
an amount proportional to the noise power ratio of the unit under test.
Subsequently, the general purpose computer performs an analysis of the
depth of the notch 28 of the measured test spectrum to determine the notch
depth at the specified Receive Notch Frequency, F.sub.R. The noise power
ratio of the unit under test 10 is then calculated according to the
following formula:
.sup.NPR UUT=10 log (10.sup.-NPRM/10 -10.sup.-NPRT/10); (1)
where:
NPRM=depth of notch 20 in dB
NPRT=depth of notch 28 in dB
Therefore, in accordance with the method of the present invention, the
noise power ratio of a unit under test is determined by generating a
frequency domain representation of a desired test spectrum, the spectrum
having a notch of predetermined depth, width and center and 3 dB
frequencies. This frequency domain representation is transformed into an
input signal sequence defining a time domain representation thereof and
applied to the unit under test. An output signal sequence is received from
the unit defining a time domain representation of a measured test
spectrum. The output signal sequence is then transformed back into a
frequency domain representation. The measured test spectrum has a notch
whose depth at the specified notch frequency is corrected according to
equation (1) and printed on a spectral printout.
In accordance with an important feature of the present invention, the test
apparatus prompts an operator to select various parameters of the desired
test spectrum. This feature is advantageous since it allows different test
spectrums to be applied to different types of signal processing elements.
In prior art NPR testers, this capability required a plurality of plug-in
hardware modules. Moreover, the test apparatus of the present invention is
capable of handling both analog and digital signals to and from the unit
under test. In particular, the output signal sequence from the unit under
test may be either digital or analog. If the output is digital, it is
routed to the RAM 70 and stored therein as a sequence of 4K words
representing the time domain representation. However, if the output of the
unit under test is analog, such output will be processed by the A/D
converter 64 prior to storage of the 4K digital time domain
representation.
It should be noted that the method and apparatus of the present invention
accommodates frequency translations between the input and output signal
sequences within the system. In particular, as described above an operator
may select a Receive Notch Frequency F.sub.R during the prompting sequence
of the test. If the input signal sequence has not been frequency
translated in the unit under test, the Receive Notch Frequency F.sub.R
defaults to the Notch Center Frequency F.sub.N during the analysis of the
notch depth.
The method and apparatus for determining the noise power ratio of a unit
under test of the present invention may utilize any well-known general
purpose computer, for example, an HP9826 digital computer manufactured by
Hewlitt Packard. Of course, the invention also utilizes standard
peripheral devices such as a keyboard for inputting the test parameters, a
display for displaying prompt information to the operator, and a printer
for providing a printout of the desired and measured test spectrums. These
elements have not been disclosed in detail since their precise structure
is not critical to an understanding of the present invention. Moreover,
the general purpose digital computer 30 includes various operating system
programs for controlling the operation of the special purpose hardware and
the movement of data therefrom to the general purpose computer. The
operation of such programs are believed well within the scope of the prior
art.
As noted above, the computer 30 includes a routine for generating a 4096
point frequency domain representation of the desired test spectrum. The
following is a source code listing for this routine:
##SPC1##
Although the invention has been described and illustrated in detail, it is
to be clearly understood that the same is by way of illustration and
example only and is not to be taken by way of limitation. The spirit and
scope of this invention are to be limited only by the terms of the
appended claims.
* * * * *
|
|
|
|
|
Description  |
|