or
Bookmark and Share
   
Document Number
US Patent 4672535
Issued Date
June 9, 1987
Link
Map
Abstract
In a multiprocessor system of the type in which two or more separate processor modules are connected by an interprocessor bus dedicated exclusively to interprocessor communication for parallel processing, there is provided an input/output system having multiported device controllers connected to the multiprocessor system by input/output buses. Each device controller is shared by pairs of the processor modules, and includes logic that ensures that only one port is selected for access at a time.
Drawing
Multiprocessor system - US Patent 4672535 Drawing
Drawing from US Patent 4672535
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
21
Comments:
no comments yet
Owner
Published
June 9, 1987
Application Number
06/713,583
Filed
March 18, 1985
US Classification
710/38  
Int'l Classification
G06F   11/00   (20060101)   G06F   11/20   (20060101)   G06F   13/36   (20060101)   G06F   15/16   (20060101)   G06F   12/14   (20060101)   G06F   12/08   (20060101)   G06F   13/366   (20060101)   G06F   15/173   (20060101)   G06F   15/167   (20060101)   G06F   5/06   (20060101)   G06F   11/10   (20060101)  
Examiner
Attorney/Law Firm
Parent Case
This application is a continuation of application Ser. No. 543,809, filed Oct. 24, 1983, now abandoned, which is a continuation of Ser. No. 06/147,304, filed May 6, 1980 abandoned, and which is a divisional application of Ser. No. 05/721,043, filed Sept. 7, 1976, now U.S. Pat. No. 4,228,496.
USPTO Field of Search
364/2MSFile   364/9MSFile  
Related Patents
5043873 - Method of parallel processing for avoiding competition control problems and data up dating problems common in shared memory systems - Owned by Hitachi, Ltd. (Tokyo,JP)

A plurality of elemental processors each include a local memory for storing data and task programs and an execution section for executing the task programs. A communications section transfers data among the processors. In a method of parallel processing with these elemental processors, a task program is executed in one of the processors. A detection operation is conducted to determine whether the data from the task program is to be copied to the local memories of other processors. The detection is based on predetermined information which is stored in the local memory of the processor which performs the task program and indicates which of the other processors will need the data. The detection also determines which of the other processors that will require access to the data are ready to receive the data. Concurrently and in parallel with the execution of the task program, the data is transmitted to each of the elemental processors that are awaiting the data with only a write instruction and without any communications instruction.

5471586 - Interface system having plurality of channels and associated independent controllers for transferring data between shared buffer and peripheral devices independently - Owned by Unisys Corporation (Blue Bell, PA)

A device interface module provides multiple concurrently operating data transfer channels between multiple groups of peripheral devices and ad multiported buffer memory which communicates via an interface bus to other external modules of a computer system.

4933836 - n-Dimensional modular multiprocessor lattice architecture - Owned by United Technologies Corporation (Hartford, CT)

A plurality of n-dimensional modular entities are internally interconnected via as many as n duel port random access memory devices (DPRs), each memory device dedicated solely to the interchange of information between two modular entities in an n-dimensional lattice of modular entities. One or more of the modular entities may itself be a separate multiprocessor architecture.

5774854 - Text to speech system - Owned by International Business Machines Corporation (Armonk, NY)

The text to speech (TTS) system comprises two main components, a linguistic processor and an acoustic processor. The former is responsible for receiving an input text, and breaking it down into a sequence of phonemes. Each phoneme is assigned a duration and pitch. The acoustic processor is then responsible for reproducing the phonemes, and concatenating them into the desired acoustic output. The TTS system is driven from the output in that the linguistic processor does not operate until it receives a request from the acoustic processor for input. This request, and a return message that it can now be satisfied, are routed via a process dispatcher. By driving the system from the output, the system can be accurately halted in the event that the acoustic output needs to be interrupted.

5159551 - Prism architecture for CT scanner image reconstruction - Owned by Picker International, Inc. (Highland Hts., OH)

An imaging system acquires imaged data from a non-invasive examination of the subject. The data is transferred among various image processing agents on a data bus. A data acquisition agent receives the image data from the non-invasive examination and generates subsequent agent locations and transmits the subsequent agent locations and the packets of image data along the data bus. Various image processing agents each receive packets of data transmitted with that agent's location and performs imaging and processing operations on the data packets generating another agent location and thereafter transmitting the other agent location and process data packets along the data bus. The display agent receives the processed image data packets from one of the image processing agents via the data bus, stores the processed image data packets and communicates the process image data to a man-readable image display.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us