or
Bookmark and Share
Interconnection networks
   
Document Number
US Patent 4714922
Issued Date
December 22, 1987
Link
Inventors
Map
Abstract
A serial switched interconnection network comprises several stages of switching units each having a plurality of source ports and destination ports interconnected so that any source port of the first stage can be connected to any destination port of the final stage by operation of switching units in successive stages. Connections are by shared data and control paths each of which paths may comprise a single line or multiple lines and each switching unit when switched to along a path sends a request back up that path for sufficient data signals to operate the switching unit initiating the request. The setting up of a path through the network is thus stage-by-stage asynchronously.
Drawing
Interconnection networks - US Patent 4714922 Drawing
Drawing from US Patent 4714922
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
10
Comments:
no comments yet
Published
December 22, 1987
Application Number
07/022,607
Filed
March 4, 1987
US Classification
340/825   340/2.21
Int'l Classification
G06F   15/16   (20060101)   G06F   15/173   (20060101)   H04Q   3/64   (20060101)   H04Q   3/68   (20060101)  
Examiner
Attorney/Law Firm
Parent Case
This is a continuation of application Ser. No. 668,858, filed Nov. 6, 1984, which was abandoned upon the filing hereof, now abandoned.
Priority Data
Nov 08, 1983 [GB] 8329728
USPTO Field of Search
379/258   379/268   379/272   379/280   364/200   364/900   340/825  
Related Patents
5442800 - Parallel input-output circuit permitting reduce number of pins in a single chip microcomputer - Owned by NEC Corporation (Tokyo,JP)

A single chip microcomputer has a parallel input-output port. The port comprises: an external input shift register with a parallel input port; an external output shift register with a parallel output port having a latch circuit; and a plurality of internal port units coupled in series to each other. Each of the plural port internal units comprises a data register and a shift register coupled to the data register, the data register being coupled to an internal bus. A serial input device couples the external output shift register with the shift register in the internal port unit existing at a terminal point of the internal port series; whereas a serial output device couples the external input shift register with each of the shift registers in the internal port units. A control circuit coupled to both the external input and output shift registers controls shift performances of the external input and output shift registers.

5287461 - Method and apparatus for remotely accessing a plurality of server consoles - Owned by Sun Microsystems, Inc. (Mountain View, CA)

A method and apparatus providing remote access to server consoles in a network is disclosed. The method and apparatus provides remote access by utilizing a single server designated an access server, multiple serial port means attached to this single access server, and a plurality of additional servers coupled to this multiple serial port means. The method and apparatus couples the server console lines to the serial ports of the multiple serial port means as well as server console terminals. Remote access is accomplished by gaining access to the access server, which then provides access to any one of the serial ports associated with the access server, thereby providing remote access to any one of the plurality of server console lines coupled to the multiple serial port means. This capability is accomplished while local accessibility to the server console terminals is maintained.

5487155 - Data switch with multiplexers for forming data connections and control unit for checking permissibility of connections - Owned by International Computers Limited (London,GB2)

A data switch interconnects a number of data processing nodes. The switch includes a number of port units for interfacing with the processing nodes, a number of multiplexing units for performing the switching, and a connection control unit. When a port unit wishes to initiate a connection, it sends a connection command over a command bus to all the multiplexing units and to the connection control unit, specifying a proposed data connection. Each multiplexing unit responds to the connection command by preparing the proposed data connection. At the same time, the connection control unit checks whether the proposed data connection is permissible. If it is permissible, the connection control unit then sends a GO signal to all the multiplexing units instructing them to complete the prepared connection.

5410300 - Distributed crossbar switch architecture - Owned by International Business Machines Corporation (Armonk, NY)

A switching array as described for connecting ones of a plurality of data sources to ones of a plurality of data sinks. The array includes source data busses which transmit from a connected source, data words, a connection mask and a connection designator. The connection mask has bit positions that map to individual data sinks. A multiplexer/control circuit module is associated with each individual data sink for controlling the interconnection of the data sink to a source data bus. Each multiplexer/control circuit module is connected to each source data bus and is responsive to an active state connection mask bit and a connection designator on a first source data bus, to establish a connection between an associated sink and the first source data bus. This configuration enables the multiplexer/control circuit module to establish a connection without reference to any other multiplexer/control circuit.

5138611 - Blocking message transmission or signaling error in response to message addresses in a computer interconnect coupler for clusters of data processing devices - Owned by Digital Equipment Corporation (Maynard, MA)

A computer interconnect coupler has channel transmitters and channel receivers and logic circuitry for the routing of messages from the channel receivers which are addressed to the channel transmitters. When a message is received by a channel receiver, the channel receiver stores the beginning portion of the message in a first-in-first-out buffer, and sends a route message request to central switch logic. If the destination transmitter or receiver is busy, the central logic places the message request on a destination queue and returns a signal to the requesting source transmitter to turn on a flow control signal which is transmitted back to the data processing device having originated the message. Any message addressed to this data processing device, however, is inserted into the flow control carrier with pauses both before and after the message, and provisions are also made to allow the data processing device to return an acknowledgment responsive to the incoming message. To permit incremental expansion of the coupler to accommodate an increased number of channels, additional channel interface boards may be added. The coupler also includes a plurality of timers which determine fault conditions, and a diagnostic processor monitors the timers and associated error flags to diagnose faults to the board level. The conditions existing at the time of fault diagnosis are written into a non-volatile memory located on the circuit board. Therefore, the information is physically carried along with the board to the repair facility.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us