or
Bookmark and Share
Display device interface circuit
   
Document Number
US Patent 4804952
Issued Date
February 14, 1989
Link
Inventors
Map
Abstract
A display device interface circuit comprises a primary skew circuit for skewing a video signal for a predetermined period converted to a serial signal; a secondary skew circuit for skewing a blank signal which determines the flyback time for a predetermined period; and a logic circuit for adding signal outputs of the secondary skew circuit to the head and tail of the video signal skewed by the primary skew circuit for a predetermined period.
Drawing
Display device interface circuit - US Patent 4804952 Drawing
Drawing from US Patent 4804952
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
8
Comments:
no comments yet
Owner
Published
February 14, 1989
Application Number
06/900,685
Filed
August 27, 1986
US Classification
345/469.1   345/660
Int'l Classification
G09G   1/16   (20060101)  
Priority Data
Aug 29, 1985 [JP] 60-191687
USPTO Field of Search
340/734   340/730  
Related Patents
4965563 - Flat display driving circuit for a display containing margins - Owned by Hitachi, Ltd. (Tokyo,JP)

A flat display driver in a drive circuit for driving a flat display including a memory storing data to be displayed on a display panel of a line scan type having a two-dimensional structure constituted with N rows by M columns, an address generator for generating a read address of the memory and a line clock signal, a data output terminal for supplying the display panel with data read from the memory, and a line clock signal output terminal for supplying the line clock signal from the address generator to the display panel. The memory is loaded at least with display data constituted with K rows by M columns (K<N) and the driver further includes a margin scan detect device in which respective margin lines ((N-KO/2) in upper and lower portions of the display panel are set in advance for receiving and for counting the line clock from the address generator, thereby detecting a margin detect signal when the count in equal to a value corresponding to the margin line and a margin display output device operative in response to an input of the margin detect signal from the margin detect device for outputting a margin display signal to the display panel.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us