or
Bookmark and Share
   
Document Number
US Patent 4959555
Issued Date
September 25, 1990
Link
Inventors
Map
Abstract
Proposed is an interconnection medium which is tolerant of faults in at least one of the conductors. Redundancy is established to components connected to the medium by providing additional conductors and steering the signals between components to appropriate conductors in the event of a fault. Preferably, the conductors are arranged in a way which balances the amount of additional wiring and the amount of added parasitic loading.
Drawing
Interconnection medium - US Patent 4959555 Drawing
Drawing from US Patent 4959555
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
4
Comments:
no comments yet
Owner
AT&T Bell Laboratories (Murray Hill, NJ)
Published
September 25, 1990
Application Number
07/345,274
Filed
April 27, 1989
US Classification
327/526   327/565
Int'l Classification
G06F   11/20   (20060101)  
Assistant Examiner
Attorney/Law Firm
USPTO Field of Search
340/825.1   307/303   307/219   307/443   307/465  
Related Patents
5438297 - Electrical trace having a closed loop configuration - Owned by Intel Corporation (Santa Clara, CA)

A trace having a closed periphery interconnect topology. The closed periphery interconnect topology can take the form of a substantially circular, oval, square, or polygon loop. An electrical signal driven onto the trace propagates in both clockwise and counter-clockwise directions around the loop. Series terminations can be implemented to optimize performance by providing better matching.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us