or
Bookmark and Share
Interconnection network for multiple processors
   
Document Number
US Patent 4967344
Issued Date
October 30, 1990
Link
Map
Abstract
A large number (e.g., 20 or more) independent processors are connected by a network that provides high data throughput (e.g., 64 megabits/second). The network has redundant data, arbitration, and status/control buses. The buses extend across a plurality of microstripline backplanes connected together by impedance-matched twisted-pair cables. Data is transmitted in packets, along with status signals that provide error detection information.
Drawing
Interconnection network for multiple processors - US Patent 4967344 Drawing
Drawing from US Patent 4967344
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
24
Comments:
no comments yet
Owner
Codex Corporation (Mansfield, MA)
Published
October 30, 1990
Application Number
07/162,820
Filed
March 1, 1988
US Classification
714/4  
Int'l Classification
G06F   11/20   (20060101)   G06F   11/10   (20060101)   G06F   11/14   (20060101)  
Attorney/Law Firm
Parent Case
RELATED APPLICATIONS This is a continuation-in-part of U.S. application Ser. No. 716,348 filed Mar. 26, 1985, now abandoned, having the same title, by Daniel C. Scauezze et al.
USPTO Field of Search
364/2MSFile   364/9MSFile   371/8.2   371/11.2  
Related Patents
5371742 - Table driven fault recovery system with redundancy and priority handling - Owned by AT&T Corp. (Murray Hill, NJ)

A hierarchal organization of registers containing error indicators is utilized to determine which of a plurality of error recovery modules is to be executed. A redundancy mask and a priority mask stored in a data table associated with each register are sequentially applied to each register in order to eliminate redundant error indicators resulting from a common fault and to set the order of execution of error recovery modules. Thus, the redundancy and priorities associated with detected errors can be controlled substantially independent of the actual error recovery actions to be taken.

6587957 - Disk drive controller for controlling data flow therethrough by switching to secondary bus to receive clock pulses when a failure on master bus is detected - Owned by EMC Corporation (Hopkinton, MA)

A method and apparatus for controlling the flow of data through director elements of a disk drive controller are responsive to external clock signals to synchronize the internal clock timing of each director. The external clock signals are available over either a first master bus or a secondary master bus, each of the buses being connected to the director element. Each director element has circuitry which monitors the occurrence of clock pulses over the buses as well as circuitry for switching, upon the occurrence of a failure of clock pulses on the master bus, from the master bus to the secondary bus for the receipt and resynchronization of clock pulses.

5404465 - Method and apparatus for monitoring and switching over to a back-up bus in a redundant trainline monitor system - Owned by AEG Transportation Systems, Inc. (Pittsburgh, PA)

A method A and apparatus for monitoring and switching over from a primary bus to a back-up bus in a network having a master node and at least one slave node, the primary bus and the back-up bus each interconnecting the master node and the at least one slave node. The method includes periodically sending via the back-up bus from the master node to each of the slave nodes a master test packet containing a master address of the master node on the back-up bus and sending on the back-up bus from the at least one slave node to the master node and in response to receiving the master test packet, a slave test packet containing a slave address of the at least one slave node on the back-up bus. The method further includes indicating failures on the primary and back-up bus and disconnecting the primary bus from the master node and the at least one slave node and resuming communications between the master node and the at least one slave node via the back-up bus when a failure occurs on the primary bus and no failures occur on the back-up bus.

5668975 - Method of requesting data by interlacing critical and non-critical data words of multiple data requests and apparatus therefor - Owned by Motorola, Inc. (Schaumburg, IL)

A method of requesting data in a data processing system has the steps of receiving a plurality of requests for data by a request arbitrator (12) from a plurality of requesters (REQUESTER A, REQUESTER B, REQUESTER C), requesting a first portion of each request at a first time and requesting a second portion of each request at a second time. Each of the requests for data corresponds to a first portion of data. At least one of the requests also corresponds to a second portion of data. The first portions and second portion are requested according to a first and to a second predetermined order, respectively. The disclosed method requests a critical mount of data first for each request before any non-critical data portions are requested.

5687314 - Method and apparatus for assisting data bus transfer protocol - Owned by Tele Digital Development, Inc. (St. Paul, MN)

A method and apparatus for coupling a signal from one node to another node prepares a signal for transmission, performs error checking on such signal while simultaneously transferring such signal within a transmitting node, transmits the signal from the transmitting node, receives and formats the signal at a receiving node, including an identifying portion and a data portion, and directly stores the data portion in memory that is directly accessible by a user process executing in the receiving node while simultaneously performing error checking.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us