or
Bookmark and Share
Waveform generation method using stored complex data
   
Document Number
US Patent 5001660
Issued Date
March 19, 1991
Link
Inventors
Map
Abstract
A digital mixer is supplied with two digitized input signals in complex form. The product of the complex input signals is converted to analog form and provides the desired output signal without any alias terms. The first input signal is desirably stored in a first memory as a sequence of data points corresponding to a complex exponential sinusoid. The second input signal is a baseband excitation waveform that is also stored in complex form in a memory. Operands from these two sources are provided periodically to the mixer for complex multiplication. The sequence of sinusoid operands provided from the first memory is determined by a phase counter that indexes through the memory by a .DELTA..theta. term. .DELTA..theta. is selected so that the data indexed thereby corresponds to samples of a sine wave of the desired frequency. If .DELTA..theta. indexes a signal phase intermediate two complex data in the memory, an interpolated value is provided.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
14
Comments:
no comments yet
Owner
Hewlett-Packard Company (Palo Alto, CA)
Published
March 19, 1991
Application Number
07/345,264
Filed
April 27, 1989
US Classification
708/276   708/270 708/272
Int'l Classification
H03H   17/02   (20060101)   H03D   7/00   (20060101)  
USPTO Field of Search
364/721   364/720   364/719   364/718  
Related Patents
6839728 - Efficient complex multiplication and fast fourier transform (FFT) implementation on the manarray architecture - Owned by PTS Corporation (San Jose, CA)

Efficient computation of complex multiplication results and very efficient fast Fourier transforms (FFTs) are provided. A parallel array VLIW digital signal processor is employed along with specialized complex multiplication instructions and communication operations between the processing elements which are overlapped with computation to provide very high performance operation. Successive iterations of a loop of tightly packed VLIWs are used allowing the complex multiplication pipeline hardware to be efficiently used. In addition, efficient techniques for supporting combined multiply accumulate operations are described.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us