or
Bookmark and Share
Solder pad/circuit trace interface and a method for generating the same
   
Document Number
US Patent 5024734
Issued Date
June 18, 1991
Link
Inventors
Map
Abstract
A circuit trace/solder pad interface for closely spaced circuit traces is presented in which solder must be deposited to form a solder pad upon the circuit trace and the solder not migrate onto the circuit trace upon solder reflow. Through the intentional selection of solderably incompatible metals for the circuit trace and the solder pad, the solder pad may be isolated from the circuit trace thereby retaining solder on the pad. Furthermore a method for fabricating this circuit trace/solder pad interface is presented.
Drawing
Solder pad/circuit trace interface and a method for generating the same - US Patent 5024734 Drawing
Drawing from US Patent 5024734
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
8
Comments:
no comments yet
Owner
Published
June 18, 1991
Application Number
07/457,421
Filed
December 27, 1989
US Classification
205/125   427/97.3 430/315
Int'l Classification
H01L   21/02   (20060101)   H01L   21/48   (20060101)   H05K   3/24   (20060101)   H05K   3/34   (20060101)   H05K   3/06   (20060101)   H05K   1/09   (20060101)  
Assistant Examiner
USPTO Field of Search
204/15   427/96   427/97  
Related Patents
5863406 - Method of manufacturing a printed circuit board - Owned by International Business Machines Corp. (Armonk, NY)

A method of manufacturing a printed circuit board adapted for having surface mounted components positioned thereon including the step of selectively electroplating a thick solder layer (340) onto selected conductive projections (230). The selective electrodeposition is performed by electrolessly applying a conductive layer (310) onto the board (100) previously provided with circuit conductors (220) and conductive projections (230), providing a thick insulating mask (310) leaving exposed the selected conductive projections (230), and electroplating the thick solder layer (340). The method of manufacturing an electronic card by surface mounting of components (SMT) onto the printed circuit board (100) obtainable by the above-described method further includes the step of dispensing a flux, preferably a no-clean flux dispensed by syringe, onto the board (100), avoiding solder paste application or adhesive screening.

5279850 - Gas phase chemical reduction of metallic branding layer of electronic circuit package for deposition of branding ink - Owned by Harris Corporation (Melbourne, FL)

A process for removing unwanted contaminant metallic oxide from the surface of a nickel branding layer of an electronic circuit package, in order to enhance the affinity of a layer of phenolic branding ink to the surface of the metallic branding layer involves treating the surface of the metallic branding layer with a hydrogen-containing, chemical reducing gas phase ambient, so that oxygen within the surface oxide chemically combines with the hydrogen component within the ambient, so as to form readily removable water. The surface of the metallic branding layer is thereby substantially free of surface oxide, providing a greater surface area of metallic-ink bonding sites. As a consequently, a subsequently deposited layer of branding ink strongly adheres to the surface of the nickel and is not readily removed during further cleaning of the circuit package.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us