or
Bookmark and Share
Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom
   
Document Number
US Patent 5296716
Issued Date
March 22, 1994
Link
Inventors
Ovshinsky; Stanford R. (Bloomfield Hills, MI)
Ye; Quiyi (Rochester, MI)
Strand; David A. (West Bloomfield, MI)
Map
Abstract
A solid state, directly overwritable, electronic, non-volatile, high density, low cost, low energy, high speed, readily manufacturable, multibit single cell memory based upon phenomenologically novel electrical switching characteristics provided by a unique class of semiconductor materials in unique configurations, which memory exhibits orders of magnitude higher switching speeds at remarkably reduced energy levels. The novel memory of the instant invention is characterized, inter alia, by numerous stable and truly non-volatile detectable configurations of local atomic and/or electronic order, which can be selectively and repeatably accessed by electrical input signals of varying pulse voltage and duration.
Drawing
Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom - US Patent 5296716 Drawing
Drawing from US Patent 5296716
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
70
Comments:
no comments yet
Owner
[*] Notice:The portion of the term of this patent subsequent to November 24, 2009 has been disclaimed.
Published
March 22, 1994
Application Number
07/747,053
Filed
August 19, 1991
US Classification
257/3   257/4 257/5 257/E27.004 257/E27.103 257/E45.002
Int'l Classification
G11C   11/56   (20060101)   G11C   16/02   (20060101)   H01L   45/00   (20060101)   H01L   27/24   (20060101)   H01L   27/115   (20060101)  
Parent Case
RELATED APPLICATION INFORMATION This application is a continuation-in-part of U.S. application Ser. No. 642,984, filed Jan. 18, 1991, U.S. Pat. No. 5,166,758.
USPTO Field of Search
257/2   257/3   257/4   257/5  
Related Patents
5596522 - Homogeneous compositions of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements - Owned by Energy Conversion Devices, Inc. (Troy, MI)

A unique class of microcrystalline semiconductor materials which can be modulated, within a crystalline phase, to assume any one of a large dynamic range of different Fermi level positions while maintaining a substantially constant band gap over the entire range, even after a modulating field has been removed. A solid state, directly overwritable, electronic and optical, non-volatile, high density, low cost, low energy, high speed, readily manufacturable, multibit single cell memory based upon the novel switching characteristics provided by said unique class of semiconductor materials, which memory exhibits orders of magnitude higher switching speeds at remarkably reduced energy levels. The novel memory of the instant invention is in turn characterized, inter alia, by numerous stable and non-volatile detectable configurations of local atomic order, which configurations can be selectively and repeatably accessed by input signals of varying levels.

7061007 - Ferromagnetic fractal combination structure - Owned by Sony Corporation (Tokyo,JP)

Phase transition is controlled by controlling fractal dimension of a fractal-coupled structure overall or locally. For a magnetic material, ferromagnetic phase transition temperature of magnetic particles arranged to have self-similarity is controlled by fractal dimension. For a half-filled electron system confined in a treelike fractal, Mott transition is controlled by fractal dimension of the system. Stronger quantum chaos than conventional ones is generated by adding magnetic impurities to the fractal-coupled structure, and through this process, Anderson transition is controlled.

7570512 - Phase change memory device with reduced unit cell size and improved transistor current flow and method for manufacturing the same - Owned by Hynix Semiconductor Inc. (Kyoungki-do,KR)

A phase change memory device includes: a semiconductor substrate having active areas; a pair of word lines formed over the active areas and connected with each other at each end thereof; source areas formed in the respective active areas at both sides of the pair of word lines; drain areas formed in the respective active areas between the word lines of the pair of word lines connected with each other at each end thereof; ground lines and cell selection lines formed so as to make contact with the respective source areas respectively; lower electrodes formed so as to make contact with the drain areas; phase change layers and upper electrodes stacked over the respective lower electrodes; and bit lines formed over upper portion of the active areas so as to make contact to the upper electrodes.

6809401 - Memory, writing apparatus, reading apparatus, writing method, and reading method - Owned by Matsushita Electric Industrial Co., Ltd. (Kadoma,JP)

A memory includes: first and second recording layers for recording information by utilizing a reversible phase change between a crystalline phase and an amorphous phase which occurs due to increases in temperature caused by application of an electric current pulse. The crystallization temperatures of the first and second recording layers, T.sub.x1 and T.sub.x2 have the relationship T.sub.x1 <T.sub.x2. The crystallization times of the first and second recording layers, t.sub.x1 and t.sub.x2, have the relationship t.sub.x1 >t.sub.x2. R.sub.a1 +R.sub.a2, R.sub.a1 +R.sub.c2, R.sub.c1 +R.sub.a2, and R.sub.c1 +R.sub.c2 are different from one another where the resistance value of the first recording layer in the amorphous phase is R.sub.a1, the resistance value of the first recording layer in the crystalline phase is R.sub.c1, the resistance value of the second recording layer in the amorphous phase is R.sub.a2 and the resistance value of the second recording layer in the crystalline phase is R.sub.c2.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us