or
Bookmark and Share
Microprocessor controlled converter having reduced noise interference and method of operating same
   
Document Number
US Patent 5307066
Issued Date
April 26, 1994
Link
Map
Abstract
In a microcomputer provided with a CPU which processes digital signals under control of program instructions, and a converter which converts between analog and digital signals, the operation of the converter is controlled to improve reliability and increase CPU efficiency. In response to a control output from the CPU a conversion control circuit passes an operation stop signal to the CPU during a limited period of conversion in which, for example, conversion accuracy is significantly influenced by CPU noise generation.
Drawing
Microprocessor controlled converter having reduced noise interference and method of operating same - US Patent 5307066 Drawing
Drawing from US Patent 5307066
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
15
Comments:
no comments yet
Published
April 26, 1994
Application Number
07/834,579
Filed
March 27, 1992
US Classification
341/155  
Int'l Classification
G06F   15/78   (20060101)   G06F   15/76   (20060101)   G06F   3/05   (20060101)  
Examiner
Attorney/Law Firm
Priority Data
Jun 11, 1990 [JP] 1-151813
USPTO Field of Search
341/155   341/166   341/158   341/164   395/375   364/239   364/241.2   364/241.6  
Related Patents
6639540 - A/D converter with noise elimination function - Owned by Mitsubishi Denki Kabushiki Kaisha (Tokyo,JP) Mitsubishi Electric System LSI Design Corporation (Itami,JP)

An A/D converter includes a noise detector for generating a noise detection signal when it detects noise in an A/D conversion reference voltage; an A/D operation controller for generating a bit-shift signal in response to the noise detection signal; and an A/D conversion module for discarding an A/D conversion resultant bit affected by noise in response to the bit-shift signal, for holding the remaining A/D conversion resultant bits, and for restarting the A/D conversion from the discarded A/D conversion resultant bit after the noise becomes negligible. The A/D converter can obtain reliable A/D conversion data against the noise in the A/D conversion reference voltage without increasing the circuit scale so much.

5706004 - System for reducing noise coupling between digital and analog circuitry - Owned by Phylon Communications, Inc. (Fremont, CA)

A system for reducing noise coupling in a mixed-signal IC includes a digital clock, an analog clock, and gating signal generator, and a gating circuit. The gating circuit receives a digital clock signal and the gating pulse to generate a gated digital clock signal having no pulses at a sampling edge of the analog clock signal to provide a "quiet time" for analog sampling.

6369738 - Time domain/frequency domain data converter with data ready feature

A time domain data converter with output frequency domain conversion. A data conversion circuit is operable to receive a signal in the time domain and provide an output in the frequency domain. It includes a data converter for converting data from an analog format to a digital format in the time domain. It also includes a processor for processing the data in the digital format output from the data converter through a time domain/frequency domain transform to provide data in the digital format in the frequency domain. The output of the frequency domain operation or the time domain operation can be provided for output in response to the generation of a data ready signal.

5842037 - Interference reduction in TDM-communication/computing devices - Owned by Telefonaktiebolaget LM Ericsson (Stockholm,SE)

A method for suppressing interference in an integrated communication/computing device is disclosed. First, an interrupt signal is sent from a transceiver to a computing device when the transceiver is about to transmit or receive information. In response to the interrupt signal, the computing device stacks current status and enters an interrupt routine. The computing device is then released from the interrupt routine after the information has been transmitted or received.

6091349 - Noise management scheme for high-speed mixed-signal integrated circuits - Owned by Cirrus Logic, Inc. (Fremont, CA)

A technique for separating an operation of a digital stage into separate noise generation periods in order to time the generation of noise from the digital stage. The invention is utilized in a mixed-signal integrated circuit having analog and digital signals in which the timing of the noise generation ensures that noise is abated during an analog sampling event.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us