or
Bookmark and Share
Method of forming metal connections
   
Document Number
US Patent 5328868
Issued Date
July 12, 1994
Link
Inventors
DeVries; Kenneth (Hopewell Junction, NY)
Map
Abstract
A metal connection for an integrated circuit device is effectively "cast" in place at any level of an integrated circuit. The "mold" for the connection is formed by depositing and patterning a sacrificial material, such as aluminum oxide or other metal oxides, and covering the sacrificial material with a protective material such as silicon dioxide or other insulators. After forming bore holes to the deposit of sacrificial material through the protective layer, the sacrificial material is removed by isotropic etching to form a cavity beneath and at least partially overlaid by the protective layer. Alternatively, a defect may be produced below the protective layer and filled with metal either with or without enlargement by further removal of material. This cavity is then filled with metal by deposition of the metal by, for instance, evaporation, sputtering and chemical vapor deposition or combinations thereof. Connections formed by this technique can be produced at any level of the integrated circuit and do not interfere with surface wiring. A plurality of such connections may be simultaneously formed at the same or different levels of the integrated circuit and the method may be repeated to form multi-level wiring patterns.
Drawing
Method of forming metal connections - US Patent 5328868 Drawing
Drawing from US Patent 5328868
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
8
Comments:
no comments yet
Published
July 12, 1994
Application Number
07/989,742
Filed
December 10, 1992
US Classification
438/618   148/DIG.50 148/DIG.73 257/E21.585 438/675
Int'l Classification
H01L   21/768   (20060101)   H01L   21/70   (20060101)  
Examiner
Assistant Examiner
Attorney/Law Firm
Parent Case
This is a continuation of U.S. patent application Ser. No. 07/820,506, filed Jan. 14, 1992 abandoned.
USPTO Field of Search
437/80   437/203   437/924   437/927   148/DIG.50   148/DIG.73  
Related Patents
5856213 - Method of fabricating a programmable function system block using two masks and a sacrificial oxide layer between the bottom metal and an amorphous silicon antifuse structure - Owned by VLSI Technology, Inc. (San Jose, CA)

An antifuse structure is formed between two metal contacts in which a thin oxide layer is formed on the first or bottom metal, a shallow via is provided oxide layer and a layer of amorphous silicon is deposited over the thin oxide and into the shallow via without leaving the usual furrows in the amorphous silicon and thereby eliminating the step coverage problems of cusps forming in the subsequently applied second or top metal.

5861653 - Semiconductor device having gaseous isolating layer formed in inter-level insulating layer and process of fabrication thereof - Owned by NEC Corporation (Tokyo,JP)

An inter-level insulating structure is formed by a lower silicon oxide layer, an upper silicon oxide layer and an air layer filling a gap between the lower silicon oxide layer and the upper silicon oxide layer, and the air layer decreases the effective dielectric constant so that a parasitic capacitance across the inter-level insulating structure is drastically decreased.

5507300 - Guide wire feeding device - Owned by Sherwood Medical Company (St. Louis, MO)

A guide wire feeding device for operation by a single hand of a physician is disclosed. The device includes an elastic locking ring which allows the guide wire to be fixed in relative position with the feeding device if desired.

6972228 - Method of forming an element of a microelectronic circuit - Owned by Intel Corporation (Santa Clara, CA)

A method is described for forming an element of a microelectronic circuit. A sacrificial layer is formed on an upper surface of a support layer. The sacrificial layer is extremely thin and uniform. A height-defining layer is then formed on the sacrificial layer, whereafter the sacrificial layer is etched away so that a well-defined gap is left between an upper surface of the support layer and a lower surface of the height-defining layer. A monocrystalline semiconductor material is then selectively grown from a nucleation silicon site through the gap. The monocrystalline semiconductor material forms a monocrystalline layer having a thickness corresponding to the thickness of the original sacrificial layer.

5705430 - Dual damascene with a sacrificial via fill - Owned by Advanced Micro Devices, Inc. (Sunnyvale, CA)

A dual damascene method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using a sacrificial via fill. A first layer of insulating material is formed with via openings. The openings are filled with a sacrificial removable material. A second layer of insulating material is deposed on the first layer. In one embodiment, the etch selectivity to the etchant of the second layer is essentially the same as the sacrificial via fill and, preferably, is substantially higher than second layer. Using a conductive line pattern aligned with the via openings, conductive line openings are etched in the second insulating layer and, during etching, the sacrificial fill is removed from the via openings. In a second embodiment, the sacrificial material is not etchable by the etchant for forming the conductive line openings and, after formation of the conductive line openings, the sacrificial material is removed with an etchant to which the first insulating layer is resistive or less selective. A conductive material now is deposited in the conductive line and via openings.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us