WikiPatents - Community Patent Review
Create Free Account  |  License or Sell Your Patent  |  WikiPatents Marketplace  |  WikiPatents Blog
Username:  Password:  
    
Advanced Search
Semiconductor device having ball-bonded pads    
United States Patent5496775   
Link to this pagehttp://www.wikipatents.com/5496775.html
Inventor(s)Brooks; J. M. (Caldwell, ID)
AbstractAn integrated circuit (IC) device comprises towers of bonded gold balls located on each bond pad. The towers allow for early encapsulation of the IC die. The IC can then be tested and attached to tab tape or a printed circuit board without particulate contamination concerns.
   














 Title Information Submit all comments and votes
 
Patent Text Patent PDF Print Page Summary File History
Plain text PDF images Print Summary File History
Drawing from US Patent 5496775
Semiconductor device having ball-bonded pads - US Patent 5496775 Drawing
Semiconductor device having ball-bonded pads
Inventor     Brooks; J. M. (Caldwell, ID)
Owner/Assignee     Micron Semiconductor, Inc. (Boise, ID)
Patent assignment
All assignments
Publication Date     March 5, 1996
Application Number     08/225,196
PAIR File History     Application Data   Transaction History
Image File Wrapper   Patent Term   Fees
Litigation
Filing Date     April 8, 1994
US Classification     438/127 29/593 29/843 29/879 29/884 257/E21.511 257/E23.021 257/E23.124 438/614 438/617
Int'l Classification     H01L 021/60
Examiner     Hearn; Brian E.
Assistant Examiner     Picardat; Kevin M.
Attorney/Law Firm     Martin; Kevin D.
Address
Parent Case     CROSS REFERENCE TO RELATED APPLICATION This is a division of application Ser. No. 07/914,275, filed Jul. 15, 1992, now abandoned.
Priority Data    
USPTO Field of Search     257/734 257/737 257/738 257/774 257/777 257/787 257/792 437/219 437/209 437/211 437/214 437/217 437/183 437/189 437/190 437/191 437/192
Patent Tags     semiconductor ball-bonded pads
   
Enter a comma (,) or semicolon (;) between multiple tag words/phrases.
Describe this patent:
 Amusing   
 Clever   
 Complex   
 Efficient   
 Historic   
 Important   
 Innovative   
 Interesting   
 Practical   
 Simple   
[no votes]
Patent WIKI

Share information and news about this patent, including information and news about the technology, inventors, company, ligation and licensing.

 References Submit all comments and votes
 
*references marked with an asterisk below are user-added references
 U.S. References
 
Add a new US reference:  
ReferenceRelevancyCommentsReferenceRelevancyComments
3212160



[0 after 0 votes]
5348607
Wojnarowski
156/298
Sep,1994

[0 after 0 votes]
5341564
Akhavain
29/832
Aug,1994

[0 after 0 votes]
5289346
Carey
361/777
Feb,1994

[0 after 0 votes]
5143865
Hideshima
438/614
Sep,1992

[0 after 0 votes]
5071787
Mori

Dec,1991

[0 after 0 votes]
4899107
Corbett
324/765
Feb,1990

[0 after 0 votes]
4807021
Okumura
257/777
Feb,1989

[0 after 0 votes]
4600600
Pammer
438/614
Jul,1986

[0 after 0 votes]
 Foreign References
 Other References
 Market Review Submit all comments and votes
   
Market Size
Estimate the gross annual revenues of the relevant market sector:
> $10B
$5B - $10B
$2B - $5B
$500M - $2B
$100M - $500M
$10M - $100M
$1M - $10M
$500K - $1M
$100K - $500K
< $100K
[No votes]
$0
 
$0   $2.5B   $5B   $7.5B   $10B
Market Share
Estimate the percentage of the relevant market sector this invention will capture:
75% - 100%
50% - 74.99%
25% - 49.99%
10 - 24.99%
5 - 9.99%
2 - 4.99%
1 - 1.99%
< 1%
[No votes]
0.0%
 
0%   25%   50%   75%   100%
Reasonable Royalty
What percentage of gross sales should the inventor or assignee be paid?
75% - 100%
50% - 74.99%
25% - 49.99%
10 - 24.99%
5 - 9.99%
2 - 4.99%
1 - 1.99%
< 1%
[No votes]
0.0%
 
0%   25%   50%   75%   100%
Public's "Guesstimation" of Royalty Value
Market SizeN/A[No votes]
xMarket ShareN/A[No votes]
xReasonable RoyaltyN/A[No votes]

N/A

License Availablity
If you are NOT the owner or assignee, answer here:
Yes, license is available for purchase

No, license is not currently available



[No votes]
License Availablity
If you ARE the owner or assignee, answer here:
Yes, license is available for purchase

No, license is not currently available



[No votes]
Competitive Advantage
Does this invention have a significant competitive advantage over similar technologies?
Yes

No



[No votes]
Most helpful competitive advantage comment
[No comments]

Commercial Alternatives
Are there viable commercial alternatives for this invention?
Yes

No



[No votes]
Most helpful commercial alternative comment
[No comments]

 Technical Review Submit all comments and votes
 Claims Submit all comments and votes
 


I claim:

1. A process for forming a semiconductor device, comprising the following steps:

a) forming a semiconductor die having a back and a front, said front having pads thereon;

b) forming a tower of conductive balls on at least one of said pads;

c) providing a cavity bar holder having a cavity therein;

d) forming a first layer of encapsulation material within said cavity, thereby partially filling said cavity with said first layer of encapsulation material;

e) placing said back of said semiconductor die in contact with said first layer of encapsulation material;

f) forming a second layer of encapsulation material within said cavity to cover said semiconductor die, thereby encapsulating said die with said first and second layers of encapsulation material and leaving a portion of each said tower exposed; and

g) removing the encapsulated die from said cavity.

2. The process of claim 1, wherein said conductive balls are formed by welding.

3. The process of claim 1 wherein each of said balls has a height and a diameter and said height is between about 1/2 and 2/3 of said diameter.

4. The process of claim 1 wherein said balls comprise a material selected from the group consisting of gold, aluminum, and palladium.

5. The process of claim 1 wherein said tower is about 20 mils or less in height.

6. The process of claim 1 wherein at least one of said balls is completely encased by said second layer of encapsulation material.

7. A process for forming a semiconductor device having no lead frame and no paddle, comprising the following steps:

a) forming a semiconductor die having a back and a front, said front having pads thereon;

b) forming a tower of conductive balls on at least one of said pads;

c) providing a cavity bar holder having a cavity therein;

d) forming a first layer of encapsulation material within said cavity;

e) placing said back of said semiconductor die in contact with said first layer of encapsulation material;

f) forming a second layer of encapsulation material within said cavity to cover said semiconductor die, said first layer of encapsulation material supporting said die during encapsulation of said die with said second encapsulation layer, thereby sealing said die with said first and second layers of encapsulation material and leaving a portion of each said tower exposed; and

g) removing the encapsulated die from said cavity.

8. The process of claim 7, wherein said conductive balls are formed by welding.

9. The process of claim 7 wherein each of said balls has a height and a diameter and said height is between about 1/2 and 2/3 of said diameter.

10. The process of claim 7 wherein said balls comprise a material selected from the group consisting of gold, aluminum, and palladium.

11. The process of claim 7 wherein said tower is about 20 mils or less in height.

12. The process of claim 7 wherein at least one of said balls is completely encased by said second layer of encapsulation material.

13. A process for forming a semiconductor device having no lead frame and no paddle, comprising the following steps:

a) forming a semiconductor die having a back and a front, said front having pads thereon;

b) forming a first conductive ball on at least one of said pads;

c) welding a second conductive ball to each of said first conductive balls, and welding a third conductive ball to each of said second conductive balls, said first, second, and third conductive balls on each of said pads forming a tower;

d) providing a cavity bar holder having a cavity therein;

e) forming a first layer of encapsulation material within said cavity, thereby partially filling said cavity with said first layer of encapsulation material;

f) placing said back of said semiconductor die in contact with said first layer of encapsulation material;

g) forming a second layer of encapsulation material within said cavity to cover said semiconductor die, said first layer of encapsulation material supporting said die during encapsulation of said die with said second encapsulation layer, thereby sealing said die with said first and second layers of encapsulation material and leaving a portion of each said tower exposed; and

h) removing said encapsulated die from said cavity.

14. The process of claim 13 wherein each of said balls has a height and a diameter and said height is between about 1/2 and 2/3 of said diameter.

15. The process of claim 13 wherein said balls comprise a material selected from the group consisting of gold, aluminum, and palladium.

16. The process of claim 13 wherein said tower is about 20 mils or less in height.

17. The process of claim 13 wherein each of said first balls is completely encased by said second layer of encapsulation material.

18. A process for forming a semiconductor device, comprising the following steps:

a) providing a cavity bar holder having a cavity therein;

b) forming a first layer of encapsulation material within said cavity;

c) placing a semiconductor die in contact with said first layer of encapsulation material;

d) forming a second layer of encapsulation material within said cavity to encapsulate said die; and

e) removing said encapsulated die from said cavity.

19. The process of claim 18 wherein said die comprises pads, further comprising the step of forming a conductive ball on said pad.

20. The method of claim 18 further comprising forming a first conductive ball on said pad and a second conductive ball on said first conductive ball.

21. The process of claim 20 wherein said first ball is encased by said encapsulation material.
 Description Submit all comments and votes
 


FIELD OF THE INVENTION

This invention relates to the field of integrated circuits and more particularly to a process for fabricating an IC which does not require a lead frame.

BACKGROUND OF THE INVENTION

Historically, integrated circuits (ICs) have comprised a semiconductor die supported by a conductive lead frame. As illustrated in FIG. 1, the typical IC 10 has lead frame leads 12 and a paddle 14, a die 16 having a front side with circuitry and a back side, bond wires 18, and encapsulation material or layer 20. Bond wires 18 attach to bond pads (not shown) on the front of the die 16. Bond wires provide the connection between the IC die and the lead frame leads which are attached to printed circuit boards (PCBs) or other devices (not shown).

The semiconductor industry pursues cost effective and reliable methods to decrease the size of semiconductor packages. The development of the dual in-line package (DIP) has been instrumental in the development of thin small outline packages (TSOPs), tape automated bonding (TAB), and chip on board (COB) technologies.

COB assembly processes typically include the steps of bonding a die to a substrate and interconnecting the die to the substrate, using either conventional wirebond or TAB methods.

In reference to FIG. 1, TAB technology has eliminated the lead frame leads 12 and paddle 14 and uses a "tab tape." Tab tapes comprise a pre-designed network of electrical lines and buses which are attached to an IC die. The use of tab tape and the elimination of lead frames save on fabrication steps and costs. Typically, the die is connected to the tab tape by a thermocompression or thermosonic bonder.

The prior processes have various disadvantages. Specifically, the testing of IC chips occurs after the tab tape is attached to a number of die and to the substrate. Thus, when reliability testing takes place, any defective die would require replacement, which would increase costs. Additionally, by using these processes, several steps occur while the die is unprotected or not encapsulated resulting in additional die defects from increased exposure to the environment.

It is noted that the above-described problems, as well as other problems, are solved through the subject invention and will become more apparent to one skilled in the art from the detailed description herein.

SUMMARY OF THE INVENTION

One skilled in the art will appreciate the advantage of the subject IC and fabrication process for attaching an encapsulated and tested IC die to a PC board. Specifically, a semiconductor packaging technique is disclosed which is cost effective, reliable, and allows for testing of an IC die before it is mounted to tab tape or soldered to a PC board. Uniquely, several layers of bonded beads are formed and stacked higher than a total IC covering.

Features of the present invention will become apparent from the following detailed description of the illustrated embodiment taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a detailed illustration of related art.

FIGS. 2 through 5 illustrate process steps used with the inventive process.

FIG. 6 illustrates the bonding of ball bonded IC die to an electrical substrate providing electrical connection to other devices.

It is noted that the illustrated embodiments are not drawn to scale, and they are only generally representative of the features of the invention.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

The following U.S. patent is herein incorporated by reference: U.S. Pat. No. 4,899,107 is a discrete die burn-in for unpackaged die having same assignee as the present invention.

For the purpose of providing background material which may in some respects illustrate the state of the art, the following materials are herein incorporated by reference: Tape Automated Bonding Standardization and Implementation Requirements (Proposal), Jul., 1983, from the Solid State Products Engineering Council, 2001 Eye Street, NW, Washington D.C. 20006. Shindo TAB, a sales brochure for TAB tape, Toray Marketing & Sales (America), Inc., 1875 South Grant St., Suite 720, San Mateo, Calif. 94402.

FIG. 2 is a detailed illustration of a first fabrication process of the invention, and includes the following elements: IC die 30, and gold ball towers 32.

In this first process there are two steps. First, a completed IC die is manufactured and second, gold balls are welded in a tower fashion onto each bond pad of the die.

One skilled in the art will recognize that there are many methods of creating a tower of gold material welding beads or balls. Moreover, 5 mil (1 mil=0.001 inches) wire is widely available which, after welding, will result in a ball having a diameter of about 15 mil. During the welding process the ball will decrease in height to about 1/2 to 2/3 of the diameter. It is noted that any size of gold bond wire may be used to comply with design constraints, and thus other sized balls may be similarly manufactured. Towers may be placed on any side of the die or on several sides of the die. Additionally, the gold material suggested may vary to other applicable materials or percentage of materials known for IC welding purposes. Finally, the height of the tower will vary depending upon the size of each ball and the number of balls used in the tower, for example up to 20 mils or higher. In this embodiment, it is desirable that the tower be higher than the encapsulating material.

The second main fabrication process is illustrated in FIG. 3. As shown in FIG. 3, the gold ball tower bonded die is placed into a cavity of a cavity bar holder 34 and onto a first layer of encapsulation material 36A.

One skilled in the art will recognize that the gold towers are exposed and facing upwards. Moreover, the encapsulating material acts as a cushion between the die and holder 34, thus preventing damage. The encapsulating material may have any desired thickness on all the faces of the die except for the side having the towers. The thickness of the encapsulating material on the tower side of the die must be less than the height of the towers thereby allowing for subsequent welding steps. Additionally, most any commonly known encapsulant material will suffice, such as siloxane polyimide etc.

A third main fabrication process is illustrated in FIG. 4. In this step a second layer of encapsulation material 36B is applied over the tower side of the die. Thereby, the die surface is completely covered while the towers are partially submerged in the material. However, it is noted that a portion of the towers are not submerged in the material. The encapsulant fills a volume not occupied by encapsulation material 36A resulting in an encapsulated IC die as illustrated in FIG. 5 after the encapsulated device 40 is removed from the cavity bar holder 34.

One skilled in the IC fabrication art will recognize that towers 32 function as leads. Therefore, the IC 40 can be tested for reliability and other factors before being mounted to tab tape or a PC board 50 as illustrated in FIG. 6. Additionally, any subsequent steps need not be concerned with contaminating the IC die since the encapsulating process is completed.

One skilled in the art will recognize that there are many variations to the illustrated embodiment. The ball bonded material may be any suitable welding material, such as compositions comprising aluminum, palladium, or other suitable materials.

The encapsulation sheath can comprise many types of known materials suitable for that purpose, such as siloxane polyimide and epoxy novolac based materials.

There are several methods of attaching the completed ball bonded die onto a substrate. It is possible to weld the ball tower to the substrate. The ball bonded die can also be clipped into a type of receptacle or socket, thus enabling easier removal for faster replacement of parts.

While the invention has been taught with specific reference to one embodiment, one skilled in the art will recognize that changes can be made in form and detail without departing from the spirit and the scope of the invention.

* * * * *
Previous Patent (Method improving integrated circuit planariza...)Next Patent (Spin-on-glass planarization process with ion ...)
Custom CD - PDFs of patents similar to US5496775 - Semiconductor device having ball-bonded pads
$19.95 (free shipping)

About WikiPatents   |  FAQs   |  Terms & Disclaimer   |  Marketplace   |  Link to WikiPatents   |  Resources   |  Contact Us
© Copyright 2007  - WikiPatents, Inc. - All rights reserved.

WikiPatents,Inc. is not affiliated with Wikipedia or the Wikimedia Foundation.