Method of fabricating a flip chip semiconductor device having an inductor

Description Submit all comments and votes

BACKGROUND OF THE INVENTION

This invention relates, in general, to a method of making an electronic device, and more particularly, to a method of fabricating a flip chip semiconductor device having an integrated inductor.

With the expanding portable communications market, many products operate in the rf or radio frequency ranges. Integrated circuits operating in these high frequency ranges require passive components including inductors and capacitors for impedance matching, capacitive coupling, filtering, and tuning. In addition to the passive components, flip chip bumps are used for improving high frequency performance over conventional wire bonded semiconductor chips.

An integration scheme for flip chip bumps and inductors involves sputtering a seed layer comprising titanium tungsten and copper onto a substrate, using a first photoresist pattern to define inductors on the seed layer, and electroplating copper onto the exposed portions of the seed layer to form the inductors. After removal of the first photoresist pattern, a second photoresist pattern is used to cover the inductors and to define flip chip bumps on the seed layer. Copper is subsequently electroplated onto the exposed portions of the seed layer to form the copper stud portion of the flip chip bumps. Lead is electroplated onto the copper of the flip chip bump; tin is electroplated onto the lead; and finally, the second photoresist pattern is removed.

To eliminate shorting of the inductors and the flip chip bumps by the seed layer, the portion of the seed layer not used to define the inductors or flip chip bumps must now be removed. It is this removal process which introduces manufacturing issues into the integration scheme.

When a commercially available etchant such as MacDermit Metex FA/Metex FB is used to etch the exposed sputtered copper of the seed layer, the electroplated copper inductors are etched even more aggressively due to the approximate 5:1 etch selectivity of Metex FA/Metex FB for electroplated and sputtered copper. The aggressive etching of the electroplated copper inductor changes its inductance and detrimentally affects the high frequency performance of the integrated device. To improve the etch selectivity, ammonium peroxydisulfate is used to reduce the etch rate of the electroplated copper while increasing the etch rate of the sputtered copper. However, ammonium peroxydisulfate also aggressively etches tin which degrades the flip chip bump. The lead tin cap covering the copper stud of the flip chip bump is required for bonding of the semiconductor device to a substrate.

The sputtered copper seed layer can be etched prior to the lead and tin plating to eliminate the problem of ammonium peroxydisulfate etching the tin cap of the flip chip bump. However, the second photoresist pattern must first be removed prior to etching the sputtered copper seed layer. Additionally, after the etch, a third photoresist pattern must be developed to the precise alignment of the second layer. The extremely small alignment tolerance of the third layer of photoresist is crucial for proper fabrication of flip chip bumps. Consequently, the alignment process is quite difficult and increases the fabrication process cycle time due to the additional photoresist step.

Accordingly, a need exists for fabricating a flip chip semiconductor device having integrated inductors. The fabrication method should not significantly degrade the inductors or the flip chip bumps and should not significantly increase process cycle time.

BRIEF DESCRIPTION OF THE DRAWINGS

In accordance with the present invention, FIGS. 1-4 illustrate cross-sectional views of sequential fabrication steps for a flip chip semiconductor device having an integrated inductor.

DETAILED DESCRIPTION OF THE DRAWINGS

Turning first to FIG. 1, semiconductor substrate 10 is a silicon, gallium arsenide, indium phosphide, or other substrate. In the preferred embodiment, semiconductor substrate 10 comprises a semiconductor device or circuit (not shown), at least one layer of interconnect (not shown), and a dielectric layer (not shown) covering the interconnect, all of which have been previously fabricated in semiconductor substrate 10 using conventional fabrication techniques. Subsequently fabricated passive components and flip chip bumps of the present invention will be electrically coupled to the semiconductor circuit and to the interconnect through vias (not shown) in the dielectric layer (not shown). However, in an alternative embodiment, semiconductor substrate or substrate 10 can also be an insulating substrate upon which flip chip bumps and passive components such as inductors are fabricated.

Seed layer 13 is sputtered onto substrate 10. While several seed layer compositions are known in the art, seed layer 13 of the present invention includes approximately 2 k .ANG. of titanium tungsten 11 and up to 10 k .ANG. of copper 12 which are sputtered in-situ to ensure proper electrical coupling between the conductive layers 11 and 12. The conditions for depositing sputtered titanium tungsten 11 and sputtered copper 12 are conventionally known in the art.

A region of seed layer 13 is then covered with material 14 to outline at least one inductor 17 and flip chip bump structure 16 on seed layer 13. While dielectrics such as nitride, oxide, and polyimide can be used, photoresist is preferably used for material 14 due to its ease of removal. Photoresist 14 is spun onto seed layer 13 and exposed and developed into photoresist pattern 15 using conventional processing techniques. Photoresist pattern 15 defines inductor 17 and flip chip bump structure 16 on seed layer 13. The width of each segment of inductor 17 is dependent upon the desired inductance value. Photoresist pattern 15 can also define ground planes, resistors, and other passive components on seed layer 13.

While photoresist pattern 15 covers a region of seed layer 13, conductive layer 18 is plated onto a different region of seed layer 13 which is not covered by photoresist pattern 15. The plating process conventionally used is electrolysis plating or electroplating. As a result of its superior conductive properties, copper is preferably used for conductive layer 18 and is approximately 5 to 10 microns thick. Copper 18 forms inductor 17 and flip chip bump structure 16. As depicted in FIG. 1, photoresist 14 is thicker than electroplated copper 18 to ensure that inductor 17 and flip chip bump structure 16 are not shorted together by electroplated copper 18.

Continuing with FIG. 2, photoresist 14 is removed from seed layer 13 by a conventional stripping process, and the region of sputtered copper 12 not covered by electroplated copper 18 is etched away. The upper section of seed layer 13 or sputtered copper 12 which has not been plated by copper 18 is removed to eliminate electrical shorting of inductor 17 and flip chip bump structure 16 caused by seed layer 13. While sputtered titanium tungsten 11 can also be etched away at this step in an alternative embodiment, titanium tungsten 11 is not removed at this step for the preferred embodiment. Titanium tungsten 11 remains over substrate 10 to provide the appropriate electrical coupling and biasing required for a subsequent electroplating process. If titanium tungsten 11 were removed at this step, an additional seed layer would need to be deposited for the subsequent electroplating process. However, titanium tungsten 11 can be removed at this step if the subsequent electroplating process were substituted with a different, but likely slower, process.

Removal of upper layer 12 of seed layer 13, or sputtered copper 12, is preferably accomplished by selectively etching sputtered copper 12 over electroplated copper 18. Performed in this manner, the inductance value of electroplated copper inductor 17 will not be detrimentally altered compared to using commercially available etchants such as Metex FA/Metex FB which etch electroplated copper at a faster rate than sputtered copper. As discussed in U.S. Pat. No. 5,409,567, which is issued to Lytle, et. al., on Apr. 25, 1995 and which is hereby incorporated by reference, ammonium peroxydisulfate is used for selectively etching sputtered copper ever electroplated copper.

Turning to FIG. 3, material 19 is used to define flip chip bumps 24, 26, and 27 on portion 16 or flip chip bump structure 16. As known in the art, a plurality of flip chip bumps or a single flip chip bump can be fabricated on flip chip bump structure 16. Flip chip bumps 24, 26, and 27 are each up to approximately 200 microns in diameter. As mentioned previously, due to its ease of removal, material 19 is preferably photoresist which forms photoresist pattern 20. Inductor 17 and the exposed region of sputtered titanium tungsten 11 are masked by photoresist pattern 20.

Portion 21 of flip chip bumps 24, 26, and 27 is fabricated by electroplating conductive material 21 onto exposed portions of electroplated copper 18. Portion 21, preferably comprising copper, is plated to a thickness or height greater than photoresist pattern 20. The height of portion 21 is approximately 15 microns. After electroplating copper 21 onto electroplated copper 18, portion 22 of flip chip bumps 24, 26, and 27 is plated onto copper 21, and portion 23 of flip chip bumps 24, 26, and 27 is plated onto portion 22. As commonly used in the art, portions 22 and 23 are lead and tin, respectively. Alternatively, portions 22 and 23 can be any solderable material including antimony, silver, and the like. Lead 22 and tin 23 complete the formation of flip chip bumps 24, 26, and 27. The combined height of portions 22 and 23 is approximately 50 microns with a lead to tin ratio of 2:3 or 9:1.

FIG. 4 completes the processing of flip chip semiconductor device 28. Photoresist 19 is removed using a conventional stripping process, and the exposed region of titanium tungsten 11 is removed by etching in hydrogen peroxide. If titanium tungsten 11 of seed layer 13 were completely removed in FIG. 2, as described in an alternative embodiment, material 19 can be a dielectric such as oxide, nitride, or polyimide since it does not have to be subsequently removed to etch away the remaining section of seed layer 13.

Flip chip bumps 24, 26, and 27 remain shorted together by flip chip bump structure 16. As mentioned previously, an alternative embodiment uses a single flip chip bump structure for each flip chip bump. Flip chip bumps 24, 26, and 27 can be subsequently reshaped during a reflow process. To complete flip chip semiconductor device or electronic device 28, a passivation layer (not shown) covers and protects inductor 17 but leaves flip chip bumps 24, 26, and 27 exposed for electrical contact to a leadframe, substrate, or die.

Therefore, in accordance with the present invention, it is apparent there has been provided an improved method of fabricating a flip chip semiconductor device having an integrated inductor which overcomes the disadvantages of the prior art. The present invention eliminates the degradation of inductors during the seed layer removal process and does not significantly increase the cycle time of the overall process. The present invention provides an improved method for simultaneously fabricating an inductor and a flip chip bump on a semiconductor die.

* * * * *