or
Bookmark and Share
Testing device for interfaces
   
Document Number
US Patent 5706300
Issued Date
January 6, 1998
Link
Inventors
Map
Abstract
An interface testing apparatus, comprising: a unit having a flexible logic module that is reconfigurable to evaluate data and control signals; connectors operatively configured to connect the unit to data and control buses at an interface between two other components coupled to and they communicate the data and control signals over the data and control buses; level connectors operatively coupled between the connectors and the unit to condition the data and control signals; memory modules operatively coupled to the unit; a reset logic unit operatively coupled to the unit; and a computer operatively coupled to the unit such that the flexible logic unit can be reconfigured by the computer as required for a given test and to receive from the unit results from a given test.
Drawing
Testing device for interfaces - US Patent 5706300 Drawing
Drawing from US Patent 5706300
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
13
Comments:
no comments yet
Owner
Published
January 6, 1998
Application Number
08/433,199
Filed
May 2, 1995
US Classification
714/724   710/1 710/100
Int'l Classification
G06F   11/267   (20060101)   G01R   31/28   (20060101)  
Assistant Examiner
Priority Data
May 03, 1994 [DE] 44 15 398.8
USPTO Field of Search
364/514B   364/550   364/551   371/22.1   395/200.01   395/200.13   395/280   395/821  
Related Patents
6178526 - Testing memory modules with a PC motherboard attached to a memory-module handler by a solder-side adaptor board - Owned by Kingston Technology Company (Fountain Valley, CA)

Memory modules such as SIMMs and DIMMs are automatically tested by a target-system motherboard such as a PC motherboard. An automated SIMM/DIMM handler is connected to a handler adaptor board that is mounted to the back or solder-side of the PC motherboard. The relatively flat surface of the solder-side of the PC motherboard allows close mounting of the handler. One or more of the SIMM sockets on the motherboard is removed to provide mounting holes for the handler adaptor board. The handler adaptor board provides electrical connection from the module-under-test (MUT) in the handler to the removed SIMM socket on the PC motherboard. The handler adaptor board provides a slight spacing or offset from the solder-side surface of the PC motherboard's substrate, allowing the handler to be plugged directly into tester-connectors on the handler adaptor board. Since the offset of the adaptor board is slight, the length of electrical connections to the handler is short, minimizing the load on the PC's memory bus. A handler controller card that controls the handler is plugged into the PCI or ISA bus on the PC motherboard. Power to the handler adaptor board is cut when a new module is moved into position in the handler, reducing memory-bus upset.

6357022 - Testing memory modules on a solder-side adaptor board attached to a PC motherboard - Owned by Kingston Technology Co. (Fountain Valley, CA)

Memory modules such as SIMMs and DIMMs are automatically tested by a target-system motherboard such as a PC motherboard. An automated SIMM/DIMM handler is connected to a handler adaptor board that is mounted to the back or solder-side of the PC motherboard. The relatively flat surface of the solder-side of the PC motherboard allows close mounting of the handler. One or more of the SIMM sockets on the motherboard is removed to provide mounting holes for the handler adaptor board. The handler adaptor board provides electrical connection from the module-under-test (MUT) in the handler to the removed SIMM socket on the PC motherboard. The handler adaptor board provides a slight spacing or offset from the solder-side surface of the PC motherboard's substrate, allowing the handler to be plugged directly into tester-connectors on the handler adaptor board. Since the offset of the adaptor board is slight, the length of electrical connections to the handler is short, minimizing the load on the PC's memory bus. A handler controller card that controls the handler is plugged into the PCI or ISA bus on the PC motherboard. Power to the handler adaptor board is cut when a new module is moved into position in the handler, reducing memory-bus upset.

6542844 - Method and apparatus for tracing hardware states using dynamically reconfigurable test circuits - Owned by International Business Machines Corporation (Armonk, NY)

A method and apparatus for tracing hardware states using dynamically reconfigurable test circuits provides improved debug and troubleshooting capability for functional logic implemented within field programmable logic arrays (FPGAs). Special test logic configurations may be loaded to enhance the debugging of a system using FPGAs. Registers are used to capture snapshots of internal signals for access by a trace program and a test multiplexer is used to provide real-time output to test pins for use with external test equipment. By retrieving the hardware snapshot information with a trace program running on a system in which the FPGA is used, software and hardware debugging are coordinated, providing a sophisticated model of overall system behavior. Special test circuits are implemented within the test logic configurations to enable detection of various events and errors. Counters are used to capture count values when system processor execution reaches a hardware trace point or when events occur. Comparators are used to detect specific data or address values and event detectors are used to detect particular logic value combinations that occur within the functional logic.

6357023 - Connector assembly for testing memory modules from the solder-side of a PC motherboard with forced hot air - Owned by Kingston Technology Co. (Fountain Valley, CA)

Memory modules are tested using a test assembly with a personal computer (PC) motherboard. The motherboard is mounted upside-down with its solder-side up to a metal plate using standoffs. A memory-module socket on the motherboard is removed. An opening is made in the metal plate above the removed socket. A well is attached to the metal plate at the opening. The well supports a test adaptor board below the metal plate so that the test adaptor board has a closer spacing to the motherboard than does the metal plate. The test adaptor board has a test socket that receives a module being tested. Pins from the test adaptor board are plugged into the holes of the removed socket on the motherboard, but mounted on the reverse, solder side of the motherboard rather than the component side. The cables, components, and expansion boards of the motherboards are hidden below the metal plate and motherboard, and can be cooled without cooling the memory module in the test socket. A top plate or air guide can be added above the metal plate to blow hot air on the memory module being tested in the test socket, while the cooling air is blown on the motherboard.

6351827 - Voltage and clock margin testing of memory-modules using an adapter board mounted to a PC motherboard - Owned by Kingston Technology Co. (Fountain Valley, CA)

Margin testing of memory modules uses a personal computer (PC) motherboard. A test adaptor board has a test socket that receives a memory module under test. Pins from the test adaptor board are plugged into holes of a removed memory-module socket on the motherboard, mounted on the reverse, solder side of the motherboard. The test adapter board has a voltage regulator that controls the power-supply (Vcc) voltage applied to the module under test. A delay circuit on the test adapter board varies the phase delay of a clock to the memory module under test. Margin control signals are generated by a controller card in the PC's expansion slots, to control Vcc and clock delay to the module under test without changing the motherboard's Vcc voltage. The test program executing on the PC motherboard writes to the controller card to adjust voltage and delay, allowing Vcc and setup and hold margins to be tested.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us