|
|
|
| United States Patent | 5742201 |
| Link to this page | http://www.wikipatents.com/5742201.html |
| Inventor(s) | Eisenberg; John A. (Los Altos, CA);
Baskin; Brian L. (Cupertino, CA);
Robertson, III; Charles Stuart (Sunnyvale, CA);
Statezni; Dieter Werner (Palo Alto, CA);
Mucenieks; Lance Todd (Boulder Creek, CA);
Brubaker; David Lee (Los Altos, CA) |
| Abstract | Linearity of an RF/microwave power amplifier is enhanced by an amplitude
and phase distortion correction mechanism based upon signal envelope
feedback, that operates directly on the RF signal passing through the
power amplifier. A phase-amplitude controller responds to changes in gain
and phase through the RF/microwave power amplifier signal path caused by
changes in RF input power, DC power supply voltages, time, temperature and
other variables, and controls the operation of a gain and phase adjustment
circuit, so as to maintain constant gain and transmission phase through
the RF/microwave power amplifier. |
|
|
|
Title Information  |
|
|
|
|
|
Drawing from US Patent 5742201 |
|
|
Polar envelope correction mechanism for enhancing linearity of
RF/microwave power amplifier |
|
|
|
|
|
| Publication Date |
April 21, 1998 |
|
|
|
|
|
| Filing Date |
January 30, 1996 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Title Information  |
|
|
References  |
|
|
| *references marked with an asterisk below are user-added references |
|
U.S. References |
|
|
| Add a new US reference: |
| | Reference | Relevancy | Comments | Reference | Relevancy | Comments | 3886470
|      Your vote accepted [0 after 0 votes] | | 5508657 Behan 330/151 Apr,1996 |      Your vote accepted [0 after 0 votes] | | 5365190 Yu 330/149 Nov,1994 |      Your vote accepted [0 after 0 votes] | | 5334946 Kenington 330/144 Aug,1994 |      Your vote accepted [0 after 0 votes] | | 5323119 Powell 330/151 Jun,1994 |      Your vote accepted [0 after 0 votes] | | 5307022 Tattersall, Jr. 330/52 Apr,1994 |      Your vote accepted [0 after 0 votes] | | 5304945 Myer 330/149 Apr,1994 |      Your vote accepted [0 after 0 votes] | | 5166634 Narahashi
Nov,1992 |      Your vote accepted [0 after 0 votes] | | 5157346 Powell 330/151 Oct,1992 |      Your vote accepted [0 after 0 votes] | | 5157345 Kenington 330/149 Oct,1992 |      Your vote accepted [0 after 0 votes] | | 5155448 Powell 330/149 Oct,1992 |      Your vote accepted [0 after 0 votes] | | 5148117 Talwar 330/151 Sep,1992 |      Your vote accepted [0 after 0 votes] | | 5126687 Onoda 330/149 Jun,1992 |      Your vote accepted [0 after 0 votes] | | 5119399 Santos 375/224 Jun,1992 |      Your vote accepted [0 after 0 votes] | | 5117197 Hsu 330/149 May,1992 |      Your vote accepted [0 after 0 votes] | | 5101172 Ikeda 330/136 Mar,1992 |      Your vote accepted [0 after 0 votes] | | 5077532 Obermann
Dec,1991 |      Your vote accepted [0 after 0 votes] | | 5065110 Ludvik
Nov,1991 |      Your vote accepted [0 after 0 votes] | | 5051704 Chapman 330/52 Sep,1991 |      Your vote accepted [0 after 0 votes] | | 5015965 Katz 330/149 May,1991 |      Your vote accepted [0 after 0 votes] | | 4987378 Eggleston 330/149 Jan,1991 |      Your vote accepted [0 after 0 votes] | | 4885551 Myer 330/52 Dec,1989 |      Your vote accepted [0 after 0 votes] | | 4879519 Myer 330/149 Nov,1989 |      Your vote accepted [0 after 0 votes] | | 4580105 Myer 330/149 Apr,1986 |      Your vote accepted [0 after 0 votes] | | 4560945 Olver 330/149 Dec,1985 |      Your vote accepted [0 after 0 votes] | | 4524336 Franke 332/144 Jun,1985 |      Your vote accepted [0 after 0 votes] | | 4389618 Bauman 330/149 Jun,1983 |      Your vote accepted [0 after 0 votes] | | | | | |
|
|
|
|
U.S. References |
|
|
Foreign References |
|
|
|
|
|
|
Foreign References |
|
|
Other References |
|
|
|
|
|
|
Other References |
|
|
|
|
|
References  |
|
|
|
|
|
| Market Size |
|
Estimate the gross annual revenues of the relevant market
sector:
|
| | |
| |
|
|
| Market Share |
|
Estimate the percentage of the relevant market sector this invention will capture:
|
| | |
| |
|
|
| Reasonable Royalty |
|
What percentage of gross sales should the inventor or assignee be paid?
|
| | |
| |
|
|
|
Public's "Guesstimation" of Royalty Value
|
| Market Size | N/A | [No votes] | | x | Market Share | N/A | [No votes] | | x | Reasonable Royalty | N/A | [No votes] |
| | N/A | |
| |
|
|
|
|
|
|
|
|
|
|
|
|
Market Review  |
|
|
Technical Review  |
|
|
Claims  |
|
|
What is claimed:
1. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein said gain and phase adjustment circuit comprises a variable
attenuator coupled in cascade with a phase shifter, said phase shifter
comprising a quadrature hybrid circuit terminated in a varactor diode
circuit, said varactor diode circuit comprising a first pair of varactor
diodes coupled between a first voltage reference node and a first port of
said quadrature hybrid circuit, and a second pair of varactor diodes
coupled between said first voltage reference node and a second port of
said quadrature hybrid circuit, each of said first and second pairs of
varactor diodes having first electrodes thereof connected in common and
being coupled to receive a control voltage generated by said
phase/amplitude controller.
2. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein said gain and phase adjustment circuit comprises a vector
modulator containing a quadrature hybrid connected to first and second
controlled phase shifters having vector outputs combined in an in-phase
power combiner, to produce a resultant signal vector having a variable
amplitude and phase in accordance with control signals generated by said
phase/amplitude controller, and wherein each of said phase shifters
comprises a quadrature hybrid circuit terminated in a varactor diode
circuit, said varactor diode circuit comprising a first pair of varactor
diodes coupled between a first voltage reference node and a first port of
said quadrature hybrid circuit, and a second pair of varactor diodes
coupled between said first voltage reference node and a second port of
said quadrature hybrid circuit, each of said first and second pairs of
varactor diodes having first electrodes thereof connected in common and
being coupled to receive a respective control signal generated by said
phase/amplitude controller.
3. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein
said phase/amplitude controller comprises a differential peak detector,
which is operative to control gain adjustment imparted by said gain and
phase adjustment circuit to said input signal to be amplified by said
power amplifier, in accordance a relationship between amplitudes of the
envelope of the delayed portion of said input signal conveyed over said
second signal path and the envelope of said portion of said amplified
output signal conveyed over said feedback signal path, so as to maintain
constant gain through said power amplifier between said input port and
said output port, and wherein said phase/amplitude controller further
comprises a phase detector bridge circuit, which is operative to control
phase adjustment of said input signal imparted by said gain and phase
adjustment circuit, in accordance with a relationship between phases of
the envelope of the delayed portion of said input signal conveyed over
said second signal path and the envelope of said portion of said amplified
output signal conveyed over said feedback signal path, so as to maintain
constant phase through said amplifier between said input port and said
output port, and wherein said phase detector bridge circuit is coupled
through respective transmission line sections of a transmission line
bridge to said first and second signal paths, and includes peak detectors
which are operative to detect peaks of signals coupled through said
respective transmission line sections, said peaks of signals being coupled
to a differential amplifier, which provides, to said gain and phase
adjustment circuit, a difference control signal V.sub..PHI. proportional
to the difference of the phase of the envelopes of signals coupled through
said respective transmission line sections.
4. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein said phase/amplitude controller comprises a first power
divider coupled to said feedback signal path and being operative to split
said feedback signal path into third and fourth signal paths, and a second
power divider coupled to said second signal path and being operative to
split said second signal path into fifth and sixth signal paths, said
third and fifth signal paths being coupled to peak detectors, which supply
peaks of signals on said third and fifth signal paths to a first
differential amplifier, the output of which is a control voltage V.sub.A
for controlling the adjustment of gain of said input signal by said gain
and phase adjustment circuit.
5. A power amplifier circuit according to claim 4, wherein said fourth and
sixth signal paths are coupled through phase-matched limiters to a
wideband Gilbert cell multiplier, an output of which is filtered by means
of a low pass filter and applied to a first input of a second differential
amplifier, said differential amplifier having a second input coupled to
receive an adjustable DC offset voltage, said second differential
amplifier having an output which generates a control voltage V.sub..PHI.
for controlling the adjustment of phase of said input signal by said gain
and phase adjustment circuit.
6. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein said phase/amplitude controller comprises a first in-phase,
three-way power divider which divides said feedback signal path into
third, fourth and fifth in-phase paths, and a second in-phase, three-way
power divider which divides said second signal path into sixth, seventh
and eighth in-phase paths, wherein said third and sixth paths are coupled
to respective peak detectors, which are coupled to respective inputs of a
first differential amplifier, said first differential amplifier providing
an amplitude control voltage V.sub.A for controlling the adjustment of
gain of said input signal by said gain and phase adjustment circuit.
7. A power amplifier circuit according to claim 6, wherein said fourth and
fifth paths are phase shifted by plus and minus 45.degree. phase shifters,
to yield a +90.degree. differential phase between said fourth and fifth
paths, and where said seventh and eighth paths are phase shifted by minus
and plus 45.degree. phase shifters, to yield a -90.degree. differential
phase between said seventh and eighth paths, said phase shifted fourth and
seventh paths being summed and coupled by way of a first peak detector to
a first input of a second differential amplifier, and wherein said phase
shifted fifth and eighth are summed and coupled by way of a second peak
detector to a second input of a second differential amplifier, said second
differential amplifier generating a control voltage .sub..PHI. for
controlling the adjustment of phase of said input signal by said gain and
phase adjustment circuit.
8. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein said phase/amplitude controller comprises a quadrature hybrid,
which is coupled to translate said second signal path into quadrature
signals that are respectively coupled to first inputs of first and second
Gilbert multipliers, second inputs of which are derived from first and
second in-phase outputs of an in-phase power divider to which said
feedback signal path is coupled, said first and second Gilbert multipliers
being coupled through respective low pass filters to amplifiers, which
generate control voltages V.sub.A and V.sub..PHI. for controlling
adjustment of gain and phase, respectively, of said input signal by said
gain and phase adjustment circuit.
9. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and wherein said gain and phase adjustment circuit comprises a slow
gain/phase adjuster, connected in cascade with a fast gain/phase adjuster.
10. A power amplifier circuit according to claim 9, wherein said
phase/amplitude controller is coupled through respective slow and fast
loop filters to said slow gain/phase adjuster and said fast gain/phase
adjuster, respectively.
11. A power amplifier circuit comprising:
an input port to which an input signal to be amplified is applied;
an output port from which an output signal is derived;
a first signal path coupled to said input port;
a power amplifier disposed in said first signal path and being operative to
amplify said input signal applied to said input port and to provide an
amplified output signal at said output port;
a gain and phase adjustment circuit installed in said first signal path and
coupled in circuit with said power amplifier;
a second signal path coupled to said input port and being operative to
delay a portion of said input signal conveyed thereover; and
a phase/amplitude controller having a first input coupled via a feedback
signal path to receive a portion of said amplified output signal and a
second input port coupled to receive a delayed portion of said input
signal conveyed over said second signal path, and controlling gain and
phase adjustments imparted by said gain and phase adjustment circuit to
said input signal to be amplified by said power amplifier, in accordance a
relationship between the amplitudes and phases of the envelope of the
delayed portion of said input signal conveyed over said second signal path
and the envelope of said portion of said amplified output signal conveyed
over said feedback signal path, so as to maintain constant gain and phase
through said power amplifier between said input port and said output port;
and further including
an alarm circuit containing window comparator circuits that monitor control
signals applied to said gain and phase adjustment circuit and are
operative to generate an alarm signal in response to excursions beyond the
normal control voltage levels indicating a failure of said gain and phase
adjustment circuit to properly adjust the gain and phase of said input
signal to be amplified by said power amplifier.
12. A power amplifier circuit according to claim 11, wherein outputs said
window comparator circuit are integrated and coupled to respective
threshold detectors that provide alarm signals indicating that adjustment
of the gain and phase of said input signal to be amplified by said power
amplifier is not valid, in response to a failure of an amplified signal at
said output port to track the input signal applied to said input port. |
|
|
|
|
Claims  |
|
|
Description  |
|
|
FIELD OF THE INVENTION
The present invention relates in general to communication systems, and is
particularly directed to a polar envelope responsive correction mechanism
for reducing amplitude and phase distortion in a microwave and RF power
amplifier that is designed to amplify signals whose bandwidth is in the
KHz to low MHz spectral range.
BACKGROUND OF THE INVENTION
As the wireless communications market continues to expand, the accompanying
need for increased capacity is forcing a move from analog modulation
techniques, such as frequency modulation (FM), to digital modulation
formats, such as time division multiple access (TDMA) and code division
multiple access (CDMA), which have bandwidths listed in Table 1.
TABLE 1
______________________________________
US DAMPs (TDMA) 30 kHz
GSM 277 kHz
CDMA | | |