or
Bookmark and Share
Method for interfacing boundary-scan circuitry with linearized impedance control type output drivers
   
Document Number
US Patent 5872796
Issued Date
February 16, 1999
Link
Inventors
Golshan; Farideh (Mountain View, CA)
Map
Abstract
A method for coupling a linear impedance control (LIC) type output driver to IEEE 1149.1 boundary scan circuitry includes entering a boundary scan load mode to load a test pattern into a chain of boundary scan registers (BSRs). The test pattern includes values corresponding to output enable and data signals according to the IEEE 1149.1 standard. Then these data and output enable signals from the BSRs are converted into test "q.sub.-- up" and "q.sub.-- dn" signals meeting the requirements of the LIC driver. These test "q.sub.-- up" and "q.sub.-- dn" signals are selectively provided to the LIC driver during boundary scan testing of the LIC driver. In a further refinement, the method enters a boundary scan capture mode to capture the response (i.e., the functional q.sub.-- up and q.sub.-- dn signals) of the circuit under test to input test patterns shifted into the BSRs. The functional q.sub.-- up and q.sub.-- dn signals are converted into response data and oe signals complying with the IEEE 1149.1 specification, which are then captured in the BSRs. Thus, this method allows the widely used IEEE 1149.1 boundary scan standard to be used with LIC drivers. The resulting compatibility simplifies the testing and use of the LIC drivers, and provides a boundary scan standard for use with LIC drivers that is compliant with the IEEE 1149.1 standard.
Drawing
Method for interfacing boundary-scan circuitry with linearized impedance control type output drivers - US Patent 5872796 Drawing
Drawing from US Patent 5872796
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
25
Comments:
no comments yet
Owner
Sun Microsystems, Inc. (Palo Alto, CA)
Published
February 16, 1999
Application Number
08/885,054
Filed
June 30, 1997
US Classification
714/727  
Int'l Classification
G01R   31/3185   (20060101)   G01R   31/28   (20060101)  
USPTO Field of Search
371/22.31   371/22.32   371/22.33   371/22.5   371/22.6   371/25.1   371/27.1   395/183.06  
Related Patents
6744256 - Boundary-scan testing of opto-electronic devices - Owned by Agilent Technologies, Inc. (Palo Alto, CA)

Disclosed are methods and apparatus for testing opto-electronic devices. Test data is shifted into a first boundary-scan cell. A test is then launched from the first boundary-scan cell by outputting the shifted test data to a signal generator. The signal generator, in turn, provides conditioned test data to an opto-electronic transmitter, in response to the shifted test data and at least one constraint for operating the opto-electronic transmitter. Finally, a response to the test is captured.

6219812 - Apparatus and method for interfacing boundary-scan circuitry with DTL output drivers - Owned by Sun Microsystems, Inc. (Palo Alto, CA)

A system for coupling a Dynamic Termination Logic (DTL) type output driver to IEEE 1149.1 boundary-scan circuitry includes a logic circuit that converts the data and output enable signals of the IEEE 1149.1 specification to test "q_up," "q_dn" and "q25_dn" signals meeting the requirements of the DTL driver. These test q_up, q_dn and q25_dn are selectively provided to the DTL driver during boundary-scan testing of the output driver. In a further refinement, the system also converts functional q_up, q_dn and q25_dn signals provided by the circuit under test to the data and output enable signals of the IEEE 1149.1 specification. The system allows the widely used IEEE 1149.1 boundary-scan standard to be used with DTL drivers. The resulting compatibility simplifies the testing and use of the DTL drivers, and provides a new boundary-scan standard for use with DTL drivers that is compliant with the IEEE 1149.1 standard.

7219282 - Boundary scan with strobed pad driver enable - Owned by LogicVision, Inc. (San Jose, CA)

A circuit and a method are provided for testing the enable function of Boundary Scan Register bits that control the driver of unconnected I/O pins of an 1149.1-compliant IC during the IC's reduced pin-count access manufacturing test, and to test the connections to these pins during the test of a circuit board containing the IC, without causing excessive current if a pin is inadvertently short circuited.

6754889 - Java automation, testing, and analysis - Owned by Compuware Corporation (Detroit, MI)

A system and method are disclosed for enabling injection of non-native code into a JAVA environment. The method provides a software hook for detecting the loading of a JAVA interpreter, and then creates a connection that communicates with an executing JAVA application. A method is also provided that loads in a customized CLASSLOADER module, wherein the customized CLASSLOADER module identifies a location of non-native code, and then loads in the non-native code identified by the customized CLASSLOADER module.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us