WikiPatents - Community Patent Review
Create Free Account  |  License or Sell Your Patent  |  WikiPatents Marketplace  |  WikiPatents Blog
Username:  Password:  
    
Advanced Search
Synchronous memory device having an internal register    
United States Patent5954804   
Link to this pagehttp://www.wikipatents.com/5954804.html
Inventor(s)Farmwald; Michael (Berkeley, CA); Horowitz; Mark (Palo Alto, CA)
AbstractThe present invention is directed to an integrated circuit device having at least one memory section including a plurality of memory cells. The device includes an internal register to store an identification value which identifies the device on a bus. The device further includes interface circuitry, coupled to the bus, to receive identification information and a read request. The interface circuitry includes a plurality of output drivers and comparison circuitry. The output drivers are coupled to the bus to output data on the bus in response to the read request. The data is output synchronously with respect to first and second external clock signals when the comparison circuitry determines the identification information corresponds to the identification value.
   














 Title Information Submit all comments and votes
 
Patent Text Patent PDF Print Page Summary File History
Plain text PDF images Print Summary File History
Drawing from US Patent 5954804
Synchronous memory device having an internal register - US Patent 5954804 Drawing
Synchronous memory device having an internal register
Inventor     Farmwald; Michael (Berkeley, CA); Horowitz; Mark (Palo Alto, CA)
Owner/Assignee     Rambus Inc. (Mountain View, CA)
Patent assignment
All assignments
Publication Date     September 21, 1999
Application Number     08/798,525
PAIR File History     Application Data   Transaction History
Image File Wrapper   Patent Term   Fees
Litigation
Filing Date     February 10, 1997
US Classification     710/36 710/3 710/10 710/61 710/107 711/167
Int'l Classification     G06F 013/00
Examiner     Shin; Christopher B.
Assistant Examiner    
Attorney/Law Firm     Steinberg & Whitt
Address
Parent Case     This application is a divisional of application Ser. No. 08/710,574, filed Sep. 19, 1996, now abandoned, which is a continuation of application Ser. No. 08/469,490 filed Jun. 6, 1995, now abandoned, which is a continuation of application Ser. No. 07/847,961 filed Mar. 5, 1992, now abandoned, which is a divisional of application Ser. No. 07/510,898 filed Apr. 18, 1990 now abandoned.
Priority Data    
USPTO Field of Search     395/423 395/441 395/871 395/829 398/871 398/829 398/423 398/441 398/224 377/2 710/3 710/4 710/3 710/4 710/3 710/4 710/3 710/4 710/3 710/4 710/3 710/4 711/167 711/168 711/169 711/170 711/171 711/172 711/173
Patent Tags     synchronous memory internal register
   
Enter a comma (,) or semicolon (;) between multiple tag words/phrases.
Describe this patent:
 Amusing   
 Clever   
 Complex   
 Efficient   
 Historic   
 Important   
 Innovative   
 Interesting   
 Practical   
 Simple   
[no votes]
Patent WIKI

Share information and news about this patent, including information and news about the technology, inventors, company, ligation and licensing.

 References Submit all comments and votes
 
*references marked with an asterisk below are user-added references
 U.S. References
 
Add a new US reference:  
ReferenceRelevancyCommentsReferenceRelevancyComments
3821715



[0 after 0 votes]
3924241



[0 after 0 votes]
5179670
Farmwald
710/104
Jan,1993

[0 after 0 votes]
5175831
Kumar
713/2
Dec,1992

[0 after 0 votes]
5175822
Dixon
710/9
Dec,1992

[0 after 0 votes]
5129069
Helm
711/172
Jul,1992

[0 after 0 votes]
5117494
Costes
714/4
May,1992

[0 after 0 votes]
5038320
Heath
710/10
Aug,1991

[0 after 0 votes]
5038317
Callan
710/301
Aug,1991

[0 after 0 votes]
5012408
Conroy
711/172
Apr,1991

[0 after 0 votes]
4940909
Mulder
326/38
Jul,1990

[0 after 0 votes]
4920486
Nielsen
710/111
Apr,1990

[0 after 0 votes]
4916670
Suzuki
365/233
Apr,1990

[0 after 0 votes]
4811202
Schabowski
710/307
Mar,1989

[0 after 0 votes]
4775931
Dickie
710/9
Oct,1988

[0 after 0 votes]
4766536
Wilson, Jr.
710/121
Aug,1988

[0 after 0 votes]
4727455
Neidig
361/700
Feb,1988

[0 after 0 votes]
4675813
Locke
710/9
Jun,1987

[0 after 0 votes]
4660141
Ceccon
710/9
Apr,1987

[0 after 0 votes]
4635196
Nakamura
705/19
Jan,1987

[0 after 0 votes]
4630193
Kris
713/502
Dec,1986

[0 after 0 votes]
4513370
Ziv
709/225
Apr,1985

[0 after 0 votes]
4488218
Grimes
710/116
Dec,1984

[0 after 0 votes]
4481625
Roberts
370/464
Nov,1984

[0 after 0 votes]
4470114
Gerhold
710/111
Sep,1984

[0 after 0 votes]
4458357
Weymouth
377/2
Jul,1984

[0 after 0 votes]
4385350
Hansen
710/119
May,1983

[0 after 0 votes]
4373183
Means
710/124
Feb,1983

[0 after 0 votes]
4360870
McVey
710/9
Nov,1982

[0 after 0 votes]
4354258
Sato
365/189.07
Oct,1982

[0 after 0 votes]
4315308
Jackson
710/33
Feb,1982

[0 after 0 votes]
4286321
Baker
710/104
Aug,1981

[0 after 0 votes]
4263650
Bennett
710/31
Apr,1981

[0 after 0 votes]
4191996
Chesley
714/30
Mar,1980

[0 after 0 votes]
4007452
Hoff, Jr.
365/63
Feb,1977

[0 after 0 votes]
3983537
Parsons
711/200
Sep,1976

[0 after 0 votes]
3975714
Weber
711/218
Aug,1976

[0 after 0 votes]
3972028
Weber
711/220
Jul,1976

[0 after 0 votes]
3882470
Hunter
365/200
May,1975

[0 after 0 votes]
3633166
Picard
370/395.1
Jan,1972

[0 after 0 votes]
4333142
Chesley
716/4
Dec,1969

[0 after 0 votes]
 Foreign References
 Other References
 Market Review Submit all comments and votes
   
Market Size
Estimate the gross annual revenues of the relevant market sector:
> $10B
$5B - $10B
$2B - $5B
$500M - $2B
$100M - $500M
$10M - $100M
$1M - $10M
$500K - $1M
$100K - $500K
< $100K
[No votes]
$0
 
$0   $2.5B   $5B   $7.5B   $10B
Market Share
Estimate the percentage of the relevant market sector this invention will capture:
75% - 100%
50% - 74.99%
25% - 49.99%
10 - 24.99%
5 - 9.99%
2 - 4.99%
1 - 1.99%
< 1%
[No votes]
0.0%
 
0%   25%   50%   75%   100%
Reasonable Royalty
What percentage of gross sales should the inventor or assignee be paid?
75% - 100%
50% - 74.99%
25% - 49.99%
10 - 24.99%
5 - 9.99%
2 - 4.99%
1 - 1.99%
< 1%
[No votes]
0.0%
 
0%   25%   50%   75%   100%
Public's "Guesstimation" of Royalty Value
Market SizeN/A[No votes]
xMarket ShareN/A[No votes]
xReasonable RoyaltyN/A[No votes]

N/A

License Availablity
If you are NOT the owner or assignee, answer here:
Yes, license is available for purchase

No, license is not currently available



[No votes]
License Availablity
If you ARE the owner or assignee, answer here:
Yes, license is available for purchase

No, license is not currently available



[No votes]
Competitive Advantage
Does this invention have a significant competitive advantage over similar technologies?
Yes

No



[No votes]
Most helpful competitive advantage comment
[No comments]

Commercial Alternatives
Are there viable commercial alternatives for this invention?
Yes

No



[No votes]
Most helpful commercial alternative comment
[No comments]

 Technical Review Submit all comments and votes
 Claims Submit all comments and votes
 


What is claimed is:

1. A synchronous memory device having at least one memory section which includes a plurality of memory cells, the memory device comprises:

a first internal register to store an identification value to identify the memory device on an external bus;

interface circuitry, coupled to the bus, to receive a transaction request packet including identification information,

comparison circuitry, coupled to the interface circuitry and the first internal register, to determine whether the identification information corresponds to the identification value in the first internal register wherein when the identification information corresponds to the identification value, the memory device responds to the transaction request packet.

2. The memory device of claim 1 wherein the first internal register stores a unique identification value to identify the memory device from a plurality of other memory devices on the bus.

3. The memory device of claim 1 wherein the first internal register stores a special device identification value to identify the memory device and a plurality of other memory devices on the bus.

4. The memory device of claim 1 wherein the interface circuitry further includes:

clock receiver circuitry to receive a first external clock signal; and

an output driver to output data synchronously with respect to the first external clock signal.

5. The memory device of claim 4 further including a delay locked loop to generate a first internal clock signal using at least the first external clock signal wherein, in response to the first internal clock signal, the output driver outputs data on the bus.

6. The memory device of claim 1 wherein the interface circuitry further includes:

clock receiver circuitry to receive a first external clock signal and a second external signal; and

an output driver to output data on the bus synchronously with respect to the first and second external clock signals.

7. The memory device of claim 6 further including a delay locked loop which is coupled to the clock receiver circuitry to receive the first and second external clock signals and generate a first internal clock signal using the first and second external clock signals, wherein the output driver, in response to the first internal clock signal, outputs data on the bus.

8. The memory device of claim 7 wherein the first and the second external clock signals are complementary.

9. The memory device of claim 6 further including a first delay locked loop to generate a first internal clock signal and a second delay locked loop to generate a second internal clock signal wherein, in response to the first and second internal clock signals, the output driver outputs data on the bus.

10. The memory device of claim 9 wherein the first delay locked loop generates the first internal clock signal using the first and the second external clock signals.

11. The memory device of claim 10 further including a multiplexer coupled to the delay locked loop to receive the first and the second internal clock signals, the multiplexer includes a first input coupled to a first internal data bus line and a second input coupled to a second internal data bus line, wherein the multiplexer couples the first internal data bus line to an input of the output driver in response to the first internal clock signal and couples the second internal data bus line to the input of the output driver in response to the second internal clock signal.

12. The memory device of claim 11 further including a second internal register to store a value which is representative of a number of clock cycles to transpire before the memory device responds to a read request wherein the output driver outputs data on the bus in accordance with the value stored in the second internal register.

13. The memory device of claim 10 wherein the output driver outputs data in response to a rising edge of the first internal clock signal and in response to a rising edge of the second internal clock signal.

14. The memory device of claim 1 wherein the interface circuitry further includes:

clock receiver circuitry to receive a first external clock signal; and

input receiver circuitry to latch information on the bus synchronously with respect to the first external clock signal when the identification information corresponds to the identification value.

15. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:

a programmable internal register to store an identification value to identify the integrated circuit device on the external bus; and

interface circuitry, coupled to the external bus, to receive identification information and a read request from the external bus, the interface circuitry includes:

a plurality of output drivers, each output driver being coupled to the external bus; and

comparison circuitry, coupled to the interface circuitry to receive the identification information, the comparison circuitry determines whether the identification information corresponds to the identification value in the internal register wherein when the identification information corresponds to the identification value, the integrated circuit device responds to the read request and the plurality of output drivers output data on the external bus in response to the read request and synchronously with respect to the first and second external clock signals.

16. The integrated circuit device of claim 15 wherein the internal register stores a unique identification value to identify the integrated circuit device from a plurality of other devices on the bus.

17. The integrated circuit device of claim 15 wherein the internal register stores a special identification value to identify the integrated circuit device and a plurality of other devices on the bus.

18. The integrated circuit device of claim 15 wherein the interface circuitry further includes input receiver circuitry to latch the read request on the bus synchronously with respect to the first external clock signal when the identification information corresponds to the identification value.

19. The integrated circuit device of claim 15 further including a delay locked loop to generate a first internal clock signal using at least the first external clock signal wherein a plurality of the output drivers output data on the bus in response to the first internal clock signal.

20. The integrated circuit device of claim 15 wherein the first and the second external clock signals are complementary.

21. The integrated circuit device of claim 15 wherein the delay locked loop generates a first internal clock signal and a second internal clock signal and wherein the plurality of output drivers output data on the bus in response to a rising edge of the first internal clock signal and in response to a rising edge of the second internal clock signal.

22. The integrated circuit device of claim 15 further including a first delay locked loop to generate a first internal clock signal and a second delay locked loop to generate a second internal clock signal wherein the plurality of output drivers output data on the bus in response to the first internal clock signal and in response to the second internal clock signal.

23. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:

a first internal register to store a value which is representative of a number of clock cycles to transpire before the integrated circuit device responds to a read request;

a second internal register to store an identification value to identify the integrated circuit device on the external bus;

delay locked loop circuitry to generate a first internal clock signal using the first and second external clock signals; and

interface circuitry, coupled to the external bus to receive identification information and a read request, the interface circuitry includes:

at least one output driver, coupled to the external bus, to output data on the external bus in response to the first internal clock signal and synchronously with respect to the first and second external clock signals; and

comparison circuitry, coupled to the interface circuitry, to determine whether the identification information corresponds to the identification value in the internal register wherein when the identification information corresponds to the identification value, the integrated circuit device responds to the read request.

24. The integrated circuit device of claim 23 wherein the output driver outputs data on the external bus in accordance with the value stored in the first internal register.

25. The integrated circuit device of claim 23 wherein the delay locked loop circuitry generates the first internal clock signal using the first and second external clock signals and gene