or
Bookmark and Share
Method of manufacturing a semiconductor device with improved control of deposition layer thickness
   
Document Number
US Patent 5970383
Issued Date
October 19, 1999
Link
Inventors
Map
Abstract
The uniformity of the thickness of a deposition layer, generated by a chemical vapor deposition (CVD) process, on a semiconductor wafer is enhanced by providing an undercoating on the deposition chamber. The undercoating is formed at a deposition rate significantly faster than the deposition rate of the material on the wafer. A thin precoat is typically formed over the undercoating. Another method of providing uniformity of thickness includes altering the temperature of the wafer or a series of wafers to alter the deposition rate. The alteration of the temperature of the wafer may include the use of a temperature ramp which increases or decreases the deposition temperature between two or more wafers in a series of wafers.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
18
Comments:
no comments yet
Owner
Published
October 19, 1999
Application Number
08/992,381
Filed
December 17, 1997
US Classification
438/788   257/E21.279 438/758 438/778 438/787 438/789 438/790 438/905 438/958
Int'l Classification
C23C   16/02   (20060101)   H01L   21/316   (20060101)   C23C   16/40   (20060101)   C23C   16/44   (20060101)   H01L   21/02   (20060101)  
Examiner
Assistant Examiner
Attorney/Law Firm
USPTO Field of Search
438/758   438/778   438/787   438/788   438/789   438/790   438/905   438/906   438/958   427/537   427/579  
Related Patents
7268089 - Method for forming PE-TEOS layer of semiconductor integrated circuit device - Owned by Samsung Electronics Co., Ltd. (Suwon-si, Gyeonggi-do,KR)

A method of forming a PE-TEOS layer of a semiconductor IC device provides uniformly thick PE-TEOS layers on a batch of wafers. First, a loading wafer cassette is prepared to provide the wafers to be processed. Next, a process atmosphere is pre-created in a processing chamber. Then the wafers are supplied in sequence into the chamber from the loading wafer cassette and the wafers are mounted on a heater table in the chamber. Next, the PE-TEOS layer is deposited on the wafers by spraying a process gas into the chamber through showerheads. Next, the wafers are discharged from the chamber. Once the chamber is cleared of wafers, the inside of the chamber is cleaned by supplying a cleaning gas into the chamber, and exciting the cleaning gas with RF power. Subsequently, more TEOS gas is supplied into the chamber through the showerheads without being excited by RF power to especially reduce the temperature of the showerheads and that prevailing inside the chamber. In particular, the temperature within the chamber is brought back down to the process temperature.

6225236 - Method for reforming undercoating surface and method for production of semiconductor device - Owned by Canon Sales Co., Inc. (JP) Semiconductor Process Laboratory Co., Ltd. (JP)

This invention is directed to a method for reforming an undercoating surface prior to the formation of a film by the CVD technique using a reaction gas containing an ozone-containing gas having ozone contained in oxygen and TEOS. It effects the reform of the surface by forming an undercoating insulating film on a substrate prior to the formation of film and exposing the surface of the undercoating insulating film to plasma gas.

6471780 - Process for fabricating films of uniform properties on semiconductor devices - Owned by Micron Technology, Inc. (Boise, ID)

A process for forming a thin layer exhibiting a substantially uniform property on an active surface of a semiconductor substrate. The process includes varying the temperature within a reaction chamber while a layer of a material is formed upon the semiconductor substrate. Varying the temperature within the reaction chamber facilitates temperature uniformity across the semiconductor wafer. As a result, a layer forming reaction occurs at a substantially consistent rate over the entire active surface of the semiconductor substrate. The process may also include oscillating the temperature within the reaction chamber while a layer of a material is being formed upon a semiconductor substrate.

6537677 - Process for fabricating films of uniform properties on semiconductor devices - Owned by Micron Technology, Inc. (Boise, ID)

A process for forming a thin layer exhibiting a substantially uniform property on an active surface of a semiconductor substrate. The process includes varying the temperature within a reaction chamber while a layer of a material is formed upon the semiconductor substrate. Varying the temperature within the reaction chamber facilitates temperature uniformity across the semiconductor wafer. As a result, a layer forming reaction occurs at a substantially consistent rate over the entire active surface of the semiconductor substrate. The process may also include oscillating the temperature within the reaction chamber while a layer of a material is being formed upon a semiconductor substrate.

7514374 - Method for manufacturing flat substrates - Owned by Oerlikon Trading AG, Trubbach (Trubbach,CH)

For avoiding the metallic inner surface of a PECVD reactor to influence thickness uniformity and quality uniformity of a .mu.c-Si layer (19) deposited on a large-surface substrate, (15) before each substrate is single treated at least parts of the addressed wall are precoated with a dielectric layer (13).

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us