or
Bookmark and Share
Method for reducing the intrinsic stress of high density plasma films
 
   
Document Number
US Patent 5976993
Issued Date
November 2, 1999
Link
Inventors
Ravi; K. V. (Atherton, CA)
Sahin; Turgut (Cupertino, CA)
Map
Abstract
A layer of reduced stress is formed on a substrate using an HDP-CVD system by delaying or interrupting the application of capacitively coupled RF energy. The layer is formed by introducing a process gas into the HDP system chamber and forming a plasma from the process gas by the application of RF power to an inductive coil. After a selected period, a second layer of the film is deposited by maintaining the inductively-coupled plasma and biasing the plasma toward the substrate to enhance the sputtering effect of the plasma. In a preferred embodiment, the deposited film is a silicon oxide film, and biasing is performed by application of capacitively coupled RF power from RF generators to a ceiling plate electrode and wafer support electrode.
Drawing
Method for reducing the intrinsic stress of high density plasma films - US Patent 5976993 Drawing
Drawing from US Patent 5976993
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
21
Comments:
no comments yet
Owner
Applied Materials, Inc. (Santa Clara, CA)
Published
November 2, 1999
Application Number
08/623,445
Filed
March 28, 1996
US Classification
438/788   118/723I 118/723R 257/E21.279 427/579 438/729 438/789
Int'l Classification
H01L   21/316   (20060101)   H01L   21/02   (20060101)   C23C   16/40   (20060101)   C23C   16/50   (20060101)   C23C   16/517   (20060101)  
Examiner
Assistant Examiner
Attorney/Law Firm
USPTO Field of Search
437/238   437/225   204/192.23   438/695   438/714   438/723   438/729   438/788   438/789   438/404   438/424   427/579   118/723R   118/723I  
Related Patents
6271112 - Interlayer between titanium nitride and high density plasma oxide - Owned by Advanced Micro Devices, Inc.

A method for reducing die loss in a semiconductor fabrication process which employs titanium nitride and HDP oxide is provided. In the fabrication of multilevel interconnect structures, there is a propensity for defect formation in a process in which titanium nitride and HDP oxide layers are in contact along the edge of a semiconductor substrate. A dielectric interlayer is provided which improves the interfacial properties between titanium nitride and HDP oxide and thereby reduces defects caused by delamination at the titanium nitride/HDP oxide interface.

6500771 - Method of high-density plasma boron-containing silicate glass film deposition - Owned by Chartered Semiconductor Manufacturing Ltd. (Singapore,SG)

A method for fabricating a boron-contained silicate glass layers, such as borosilicate and borophosphosilicate glass films at low temperature using High Density Plasma CVD with silane derivatives as a source of silicon, boron and phosphorus compounds as a doping compounds, oxygen is described. RF plasma with certain plasma density is maintained throughout the entire deposition step in reactor chamber. Key feature of the invention's process is a flow capability of boron-contained silicate glass materials which provide a film with good film integrity and void-free gap-fill within the steps of device structures after low temperature thermal budget anneal conditions.

6828255 - Crack inhibited composite dielectric layer - Owned by Taiwan Semiconductor Manufacturing Co., Ltd (Hsin Chu,TW)

A method for forming a composite dielectric layer within a microelectronic product provides a first dielectric layer formed over a substrate of a fluorosilicate glass (FSG) dielectric material deposited employing a high density plasma chemical vapor deposition (HDP-CVD) method. The method also provides a second dielectric layer formed over the first dielectric layer and formed of an undoped silicate glass (USG) dielectric material deposited employing a HDP-CVD source radio frequency power only method employing a source radio frequency power of from about 1000 to about 5000 watts absent a bias power. The composite dielectric layer is formed with inhibited cracking.

7084079 - Method for low temperature chemical vapor deposition of low-k films using selected cyclosiloxane and ozone gases for semiconductor applications - Owned by International Business Machines Corporation (Armonk, NY)

A method is described for forming a low-k dielectric film, in particular, a pre-metal dielectric (PMD) on a semiconductor wafer which has good gap-filling characteristics. The method uses a thermal sub-atmospheric CVD process that includes a carbon-containing organometallic precusor such as TMCTS or OMCTS, an ozone-containing gas, and a source of dopants for gettering alkali elements and for lowering the reflow temperature of the dielectric while attaining the desired low-k and gap-filling properties of the dielectric film. Phosphorous is a preferred dopant for gettering alkali elements such as sodium. Additional dopants for lowering the reflow temperature include, but are not limited to boron, germanium, arsenic, fluorine or combinations thereof.

6531412 - Method for low temperature chemical vapor deposition of low-k films using selected cyclosiloxane and ozone gases for semiconductor applications - Owned by International Business Machines Corporation (Armonk, NY) Infineon Technologies AG (Munich,DE)

A method is described for forming a low-k dielectric film, in particular, a pre-metal dielectric (PMD) on a semiconductor wafer which has good gap-filling characteristics. The method uses a thermal sub-atmospheric CVD process that includes a carbon-containing organometallic precusor such as TMCTS or OMCTS, an ozone-containing gas, and a source of dopants for gettering alkali elements and for lowering the reflow temperature of the dielectric while attaining the desired low-k and gap-filling properties of the dielectric film. Phosphorous is a preferred dopant for gettering alkali elements such as sodium. Additional dopants for lowering the reflow temperature include, but are not limited to boron, germanium, arsenic, fluorine or combinations thereof.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us