or
Bookmark and Share
   
Document Number
US Patent 6055289
Issued Date
April 25, 2000
Link
Inventors
Map
Abstract
A shared counter performs multiple counting functions in an electronic circuit, such as a memory integrated circuit. An input selection circuit selects one of M input data sets at a given time to be provided as counter initialization data. A counter circuit provides counter output data based on the counter initialization data. An output circuit provides the counter output data to K destination circuits in the electronic circuit. The output circuit provides only one of the K destination circuits with the counter output data at a given time.
Drawing
Shared counter - US Patent 6055289 Drawing
Drawing from US Patent 6055289
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
26
Comments:
no comments yet
Owner
Published
April 25, 2000
Application Number
08/593,493
Filed
January 30, 1996
US Classification
377/56   377/33 377/55
Int'l Classification
H03K   21/00   (20060101)  
USPTO Field of Search
377/33   377/55   377/56  
Related Patents
6219292 - Semiconductor memory device having reduced power requirements during refresh operation by performing refresh operation in a burst method - Owned by Hyundai Electronics Industries Co., Ltd. (Ichon-shi,KR)

The present invention relates to a semiconductor memory device which can perform an auto-refresh operation. The semiconductor memory device includes: a mode register set for programming the number of the refresh operations to be consecutively performed; a burst counter for counting the number of the refresh operations according to the output signal from the mode register set; a first timing signal generating unit for generating an internal refresh enable signal for the inside refresh operation according to the output signal from the command decoder; an internal refresh signal generating unit for outputting a previously-set number of internal refresh signals according to the output signal from the first timing signal generating unit; and a NOR gate for NORing the output signal from the command decoder and the output signal from the internal refresh signal generating unit, thereby reducing the number of commands according to a burst shape by using a burst refresh method, and decreasing power consumption during the refresh operation.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us