or
Bookmark and Share
Thermal post-deposition treatment of halogen-doped films to improve film stability and reduce halogen migration to interconnect layers
   
Document Number
US Patent 6079354
Issued Date
June 27, 2000
Link
Inventors
Guo; Ted (Palo Alto, CA)
Cohen; Barney M. (Santa Clara, CA)
Verma; Amrita (Pittsburgh, PA)
Map
Abstract
A method of stabilizing a halogen-doped silicon oxide film to reduce halogen atoms migrating from said film during subsequent processing steps. A halogen-doped film is deposited over a substrate and then subjected to a degassing step in which the film is briefly heated to a temperature of between about 300 and 550.degree. C. before deposition of a diffusion barrier layer. It is believed that such a heat treatment step removes loosely bonded halogen atoms from the halogen-doped film and thus the treatment is referred to as a degassing step. In a preferred version of this embodiment, the halogen-doped silicon oxide film is an FSG film that is subjected to a degassing treatment for between about 35 and 50 seconds.
Drawing
Thermal post-deposition treatment of halogen-doped films to improve film stability and reduce halogen migration to interconnect layers - US Patent 6079354 Drawing
Drawing from US Patent 6079354
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
26
Comments:
no comments yet
Owner
Applied Materials, Inc. (Santa Clara, CA)
Published
June 27, 2000
Application Number
09/065,758
Filed
April 24, 1998
US Classification
118/719   118/725 257/E21.241 257/E21.276 257/E21.576 705/418
Int'l Classification
C23C   16/40   (20060101)   H01L   21/768   (20060101)   H01L   21/02   (20060101)   C23C   16/56   (20060101)   H01L   21/70   (20060101)   H01L   21/316   (20060101)   H01L   21/3105   (20060101)  
Examiner
Attorney/Law Firm
Parent Case
CROSS-REFERENCE TO RELATED APPLICATIONS This application is a division of and claims the benefit of U.S. application Ser. No. 08/646,862, filed May 8, 1996, now U.S. Pat. No. 5,763,010, the disclosure of which is incorporated by reference.
USPTO Field of Search
118/719   118/725   364/468.28  
Related Patents
6333493 - Heat treating method and heat treating apparatus - Owned by Kabushiki Kaisha Toshiba (Kawasaki,JP)

Disclosed is a heat treating method for heating a target substrate by means of light irradiation, in which a light irradiation treatment is applied to the target substrate a plurality of times such that adjacent light irradiated regions on the target substrate partially overlap with each other and that the adjacent light irradiated regions do not overlap with each other in the light irradiating periods.

6680462 - Heat treating method and heat treating apparatus - Owned by Kabushiki Kaisha Toshiba (Kawasaki,JP)

Disclosed is an apparatus for heating a target substrate by means of light irradiation. The heating apparatus includes a substrate support section for supporting the target substrate, an irradiating light generating section for irradiating the light irradiating regions of the target substrate supported by the substrate support section, and a light irradiating region changing section for changing the light irradiating regions of the target substrate irradiated with the light generated from the irradiating light generation section.

6495807 - Heat treating method and heat treating apparatus - Owned by Kabushiki Kaisha Toshiba (Kawasaki,JP)

Disclosed is a heat treating method for heating a target substrate by means of light irradiation, in which light irradiation treatment is applied to the target substrate such that the light irradiation regions of the target substrate do not overlap with each other, the light irradiation treatment being performed by using an irradiating light adjusted such that the distribution of the light intensity within the light irradiation region of the target substrate is rendered uniform.

6165915 - Forming halogen doped glass dielectric layer with enhanced stability - Owned by Taiwan Semiconductor Manufacturing Company (Hsin-Chu,TW)

Within a method for forming a halogen doped glass layer, such as a fluorosilicate glass (FSG) layer, there is first provided a substrate. There is then formed over the substrate a first halogen doped glass layer. There is then formed upon the first halogen doped glass layer a barrier layer. There is then formed upon the barrier layer a second halogen doped glass layer. Finally, there is then planarized the second halogen doped glass layer, while not penetrating the barrier layer, to form a planarized halogen doped glass layer.

6451687 - Intermetal dielectric layer for integrated circuits - Owned by Chartered Semiconductor Manufacturing Ltd. (Singapore,SG) Lucent Technologies Inc. (Allentown, PA)

An intermetal dielectric structure for integrated circuits and a manufacturing method therefore is provided having a premetal dielectric and a metal line thereon, with a SRO liner on the premetal dielectric layer and the metal lines, a FGS dielectric layer over the SRO liner, a SRO film over the FGS dielectric layer, and a TEOS dielectric layer over the SRO film. Vias through the FGS dielectric layer are treated to have fluorine-free regions around the vias. The structure is not subject to fluorine attack on the metal lines or vias while having a stable FGS dielectric layer with less fluorine out-gassing and out-diffusion.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us