A pulse generator circuit, in particular for use in or for integrated circuits, which, in the usual way, has a number of inverting elements connected in series, a logic combining element and a delay element. A buffer circuit provided in accordance with the invention ensures that a minimum pulse length of the output pulse generated in response to the input signal is ensured even in the case of an input signal of a very short duration.
