or
Bookmark and Share
System for converting packed integer data into packed floating point data in reduced time
   
Document Number
US Patent 6212627
Issued Date
April 3, 2001
Link
Inventors
Map
Abstract
A method and apparatus for converting a packed integer data item having first and second data elements, to a packed floating-point data item. In one embodiment, a method includes moving the first data element of the integer data item to a first data element of a first intermediate data item and extending a sign of the first data element into all bit positions of a second data element of the first intermediate data item. The method further includes moving the second data element of the integer data item to a first data element of a second intermediate data item and extending a sign of the second data element into all bit positions of a second data element of the second intermediate data item. The first and second intermediate data items are converted from integer data items to respective floating-point data items, and the first and second intermediate floating-point data items are packed to first and second data elements of a result.
Drawing
System for converting packed integer data into packed floating point data in reduced time - US Patent 6212627 Drawing
Drawing from US Patent 6212627
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
15
Comments:
no comments yet
Owner
Intel Corporation (Santa Clara, CA)
Published
April 3, 2001
Application Number
09/170,365
Filed
October 12, 1998
US Classification
712/222   708/495
Int'l Classification
G06F   9/30   (20060101)  
USPTO Field of Search
712/222   712/221   708/495  
Related Patents
7035991 - Surface computer and computing method using the same - Owned by Sony Computer Entertainment Inc. (JP)

A surface computer includes an address generator for generating an address for adjusting surface region data concerning at least a storage region and a concurrent computer, provided at a subsequent stage of the address generator, having a plurality of unit computers.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us