Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor - Patent Review 6292705

WikiPatents - Community Patent Review

Create Free Account | License or Sell Your Patent | WikiPatents Marketplace | WikiPatents Blog

counter customizable free hit

Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor system
United States Patent	6292705
Link to this page	http://www.wikipatents.com/6292705.html
Inventor(s)	Wang; Yuanlong (Sunnyvale, CA), Yu; Zong (Cupertino, CA), Wei; Xiaofan (Sunnyvale, CA), Cohen; Earl T. (Fremont, CA), Baird; Brian R. (Pleasanton, CA), Fu; Daniel (Sunnyvale, CA)
Abstract	A preferred embodiment of a symmetric multiprocessor system includes a switched fabric (switch matrix) for data transfers that provides multiple concurrent buses that enable greatly increased bandwidth between processors and shared memory. A Transaction Controller, Transaction Bus, and Transaction Status Bus are used for serialization, centralized cache control, and highly pipelined address transfers. The shared Transaction Controller serializes transaction requests from Initiator devices that can include CPU/Cache modules and Peripheral Bus modules. The Transaction Bus of an illustrative embodiment is implemented using segmented buses, distributed muxes, point-to-point wiring, and supports transaction processing at a rate of one transaction per clock cycle. The Transaction Controller monitors the Transaction Bus, maintains a set of duplicate cache-tags for all CPU/Cache modules, maps addresses to Target devices, performs centralized cache control for all CPU/Cache modules, filters unnecessary Cache transactions, and routes necessary transactions to Target devices over the Transaction Status Bus. The Transaction Status Bus includes both busbased and point-to-point control of the target devices. A modified rotating priority scheme is used to provide Starvation-free support for Locked buses and memory resources via backoff operations. Speculative memory operations are supported to further enhance performance.

References Submit all comments and votes

Submit all comments and votes

*references marked with an asterisk below are user-added references

U.S. References

Add a new US reference:
[Vote on relevancy & make comments] [Display results only]
Reference	Relevancy	Comments	Reference	Relevancy	Comments
6065077 Fu May,2000	Your vote accepted [0 after 0 votes]		5946709 Arimilli et al. Aug,1999	Your vote accepted [0 after 0 votes]
5940856 Arimilli et al. Aug,1999	Your vote accepted [0 after 0 votes]		5897656 Vogt et al. Apr,1999	Your vote accepted [0 after 0 votes]
5895495 Arimilli et al. Apr,1999	Your vote accepted [0 after 0 votes]		5829034 Hagersten et al. Oct,1998	Your vote accepted [0 after 0 votes]
5796605 Hagersten Aug,1998	Your vote accepted [0 after 0 votes]		5696910 Pawlowski Dec,1997	Your vote accepted [0 after 0 votes]
5684977 Van Loo et al. Nov,1997	Your vote accepted [0 after 0 votes]		5682516 Sarangdhar et al. Oct,1997	Your vote accepted [0 after 0 votes]
5657472 Van Loo et al. Aug,1997	Your vote accepted [0 after 0 votes]		5655100 Ebrahim et al. Aug,1997	Your vote accepted [0 after 0 votes]
5644754 Weber et al. Jul,1997	Your vote accepted [0 after 0 votes]		5634068 Nishtala et al. May,1997	Your vote accepted [0 after 0 votes]
5634043 Self et al. May,1997	Your vote accepted [0 after 0 votes]		5606686 Tarui et al. Feb,1997	Your vote accepted [0 after 0 votes]
5594886 Smith et al. Jan,1997	Your vote accepted [0 after 0 votes]		5588131 Borrill Dec,1996	Your vote accepted [0 after 0 votes]
5581729 Nishtala et al. Dec,1996	Your vote accepted [0 after 0 votes]		5577204 Brewer et al. Nov,1996	Your vote accepted [0 after 0 votes]
5574868 Marisetty Nov,1996	Your vote accepted [0 after 0 votes]		5568620 Sarangdhar et al. Oct,1996	Your vote accepted [0 after 0 votes]
5561779 Jackson et al. Oct,1996	Your vote accepted [0 after 0 votes]		5553310 Taylor et al. Sep,1996	Your vote accepted [0 after 0 votes]
5535363 Prince Jul,1996	Your vote accepted [0 after 0 votes]		5537575 Foley et al. Jul,1996	Your vote accepted [0 after 0 votes]
5537569 Masubuchi Jul,1996	Your vote accepted [0 after 0 votes]		5524234 Martinez, Jr. et al. Jun,1996	Your vote accepted [0 after 0 votes]
5513335 McClure Apr,1996	Your vote accepted [0 after 0 votes]		5511226 Zilka Apr,1996	Your vote accepted [0 after 0 votes]
5440698 Sindhu et al. Aug,1995	Your vote accepted [0 after 0 votes]		5335335 Jackson et al. Aug,1994	Your vote accepted [0 after 0 votes]
5313609 Baylor et al. May,1994	Your vote accepted [0 after 0 votes]		4480307 Budde et al. Oct,1984	Your vote accepted [0 after 0 votes]
4438494 Budde et al. Mar,1984	Your vote accepted [0 after 0 votes]		4315308 Jackson Feb,1982	Your vote accepted [0 after 0 votes]
[Vote on relevancy & make comments] [Display results only]

Foreign References

Other References

Add a new Other reference:
Post related web sites and other references in this section
[Vote on relevancy & make comments] [Display results only]
Reference	Relevancy	Comments
Technical White Paper, Sun.TM.Enterprise.TM.10000 Server, Sun Microsystems, Sep. 1998. . Apr,2007	Your vote accepted [0 after 0 votes]
Alan Charlesworth, Starfire: Extending the SMP Envelope, IEEE Micro, Jan./Feb. 1998, pp. 39-49. . Apr,2007	Your vote accepted [0 after 0 votes]
Joseph Heinrich, Origin.TM. and Onyx2.TM. Theory of Operations Manual, Document No. 007-3439-002, Silicon Graphics, Inc., 1997. . Apr,2007	Your vote accepted [0 after 0 votes]
White Paper, Sequent's NUMA--Q SMP Architecture, Sequent, 1997. . Apr,2007	Your vote accepted [0 after 0 votes]
White Paper, Eight-way Multiprocessing, Hewlett-Packard, Nov. 1997. . Apr,2007	Your vote accepted [0 after 0 votes]
George White & Pete Vogt, Profusion, a Buffered, Cache--Coherent Crossbar Switch, presented at Hot Interconnects Symposium V, Aug. 1997. . Apr,2007	Your vote accepted [0 after 0 votes]
Alan Charlesworth, et al., Gigaplane--XB: Extending the Ultra Enterprise Family, presented at Hot Interconnects Symposium V, Aug. 1997. . Apr,2007	Your vote accepted [0 after 0 votes]
James Loudon & Daniel Lenoski, The SGI Origin: A ccNUMA Highly Scalable Server, Silcon Graphics, Inc., presented at the Proc. of the 24th Int'l Symp. Computer Architecture, Jun. 1997. . Apr,2007	Your vote accepted [0 after 0 votes]
Mike Galles, Spider: A High-Speed Network Interconnect, IEEE Micro, Jan./Feb. 1997, pp. 34-39. . Apr,2007	Your vote accepted [0 after 0 votes]
T.D. Lovett, R.M. Clapp and R.J. Safranek, NUMA--Q: An SCI--based Enterprise Server, Sequent, 1996. . Apr,2007	Your vote accepted [0 after 0 votes]
Daniel E. Lenoski & Wolf-Dietrich Weber, Scalable Shared-Memory Multiprocessing, Morgan Kaufmann Publishers, 1995, pp. 143-159. . Apr,2007	Your vote accepted [0 after 0 votes]
David B. Gustavson, The Scalable Coherent Interface and Related Standards Projects, (as reprinted in Advanced Multimicroprocessor Bus Architectures, Janusz Zalewski, IEEE Computer Society Press, 1995, pp. 195-207.). . Apr,2007	Your vote accepted [0 after 0 votes]
Kevin Normoyle, et al., UltraSPARC.TM. Port Architecture, Sun Microsystems, Inc., presented at Hot Interconnects III, Aug. 1995. . Apr,2007	Your vote accepted [0 after 0 votes]
Kai Hwang,Advanced Computer Architecture: Parallelism, Scalability, Programmability, McGraw-Hill, 1993, pp. 355-357. . Apr,2007	Your vote accepted [0 after 0 votes]
Jim Handy, The Cache Memory Book, Academic Press, 1993, pp. 161-169. . Apr,2007	Your vote accepted [0 after 0 votes]
Angel L. DeCegama, Parallel Processing Architectures and VLSI Hardware, vol. 1, Prentice-Hall, 1989, pp. 341-344.. Apr,2007	Your vote accepted [0 after 0 votes]
[Vote on relevancy & make comments] [Display results only]

Other References

Technical Review