An output of an oscillation circuit is inputted to a frequency dividing circuit, and through the signals divided by the frequency dividing signal circuit 104, an interrupt signal circuit 104 starts to operate to generate an interrupt signal to a CPU. The CPU reads the data programmed in a ROM and performs various arithmetic operations. A flag management circuit outputs a determination flag for collectively determining either a plurality of conditional branch operations or a portion of the branch condition operations.
