or
Bookmark and Share
Field effect transistor semiconductor and method for manufacturing the same
   
Document Number
US Patent 6617660
Issued Date
September 9, 2003
Link
Map
Abstract
This invention has an objective to provide a field effect transistor semiconductor which has great adhesiveness between a gate metal and an insulating film defining a gate electrode end and to improve production yield thereof. The field effect transistor semiconductor of this invention comprises a source/drain electrode 6 positioned in a predetermined position in a GaAs substrate 1, a channel region provided in the GaAs substrate 1 and between the source/drain electrodes 6, a gate electrode 11 which is in schottky contact with a part of a channel region and is positioned between the source/drain electrodes 6, and an insulating film 7 which electrically insulates a surface of the GaAs substrate and the gate electrode 11 at both side surfaces of the gate electrode 11. The gate electrode 11 covers a part of the insulating film 7 and the surface of the GaAs substrate serving as the channel region, and a bottom metallic layer 8 contained in the gate electrode 11 is covered with a second metallic layer 9 which is highly adhesive to the insulating film 7.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
9
Comments:
no comments yet
Owner
Published
September 9, 2003
Application Number
09/391,507
Filed
September 8, 1999
US Classification
257/472   257/473 257/570 257/E21.453 257/E29.127 257/E29.317
Int'l Classification
H01L   21/338   (20060101)   H01L   29/812   (20060101)   H01L   21/285   (20060101)   H01L   21/02   (20060101)   H01L   29/66   (20060101)   H01L   29/40   (20060101)   H01L   29/423   (20060101)  
Priority Data
Sep 09, 1998 [JP] 10-254777
USPTO Field of Search
257/472   257/473   257/570  
Related Patents
6872612 - Local interconnect for integrated circuit - Owned by LSI Logic Corporation (Milpitas, CA)

An integrated circuit having a gate region, a source drain region, and an electrically nonconductive spacer separating the gate region and the source drain region. A local interconnect electrically connects the gate region to the source drain region across the electrically nonconductive spacer. The local interconnect is formed of a semiconducting material reacted with a metal. The local interconnect may be formed by implanting a precursor species into the electrically nonconductive spacer. A metal layer is deposited over at least the electrically nonconductive spacer, and the integrated circuit is heated to form an electrically conductive local interconnect from the metal layer and the precursor species implanted in the electrically nonconductive spacer.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us