or
Bookmark and Share
Material deposition from a liquefied gas solution
   
Document Number
US Patent 6677233
Issued Date
January 13, 2004
Link
Inventors
Map
Abstract
Introduction of a liquefied gas solution for deposition of a material on a semiconductor substrate. The substrate can have a trench etched thereinto with the solution including ions of the material to be deposited in the trench. The substrate can have a barrier layer at its surface prior to introduction of a liquefied gas solution including ions of a metal to be deposited above the barrier. A material layer to be formed on the substrate can be a tantalum barrier, a copper layer or other semiconductor processing feature.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
22
Comments:
no comments yet
Owner
Intel Corporation (Santa Clara, CA)
Published
January 13, 2004
Application Number
10/039,095
Filed
January 2, 2002
US Classification
438/658   257/E21.174 257/E21.175 257/E21.584 257/E21.585 438/622 438/643 438/677 438/678 438/680 438/684 438/687 438/745
Int'l Classification
C25D   3/38   (20060101)   C25D   7/12   (20060101)   C25D   3/02   (20060101)   H01L   21/288   (20060101)   H01L   21/70   (20060101)   H01L   21/02   (20060101)   H01L   21/768   (20060101)   H01L   23/52   (20060101)   H01L   23/532   (20060101)  
Examiner
Assistant Examiner
USPTO Field of Search
438/684   438/622   438/643   438/658   438/687   438/677   438/678   438/686   438/745  
Related Patents
7300860 - Integrated circuit with metal layer having carbon nanotubes and methods of making same - Owned by Intel Corporation (Santa Clara, CA)

A method of fabricating an integrated circuit comprises forming or providing a solution containing carbon nanotubes and forming a metal layer utilizing the solution.

7402207 - Method and apparatus for controlling the thickness of a selective epitaxial growth layer - Owned by Advanced Micro Devices, Inc. (Sunnyvale, CA)

Methods and systems for permitting thickness control of the selective epitaxial growth (SEG) layer in a semiconductor manufacturing process, for example raised source/drain applications in CMOS technologies, are presented. These methods and systems provide the capability to measure the thickness of an SEG film in-situ utilizing optical ellipsometry equipment during or after SEG layer growth, prior to removing the wafer from the SEG growth tool. Optical ellipsometry equipment can be integrated into the SEG platform and control software, thus providing automated process control (APC) capability for SEG thickness. The integration of the ellipsometry equipment may be varied, dependent upon the needs of the fabrication facility, e.g., integration to provide ellipsometer monitoring of a single process tool, or multiple tool monitoring, among other configurations.

7456062 - Method of forming a semiconductor device - Owned by Advanced Micro Devices, Inc. (Sunnyvale, CA)

A sidewall spacer structure is formed adjacent to a gate structure whereby a material forming an outer surface of the sidewall spacer structure contains nitrogen. Subsequent to its formation the sidewall spacer structure is annealed to harden the sidewall spacer structure from a subsequent cleaning process. An epitaxial layer is formed subsequent to the cleaning process.

7402485 - Method of forming a semiconductor device - Owned by Advanced Micro Devices, Inc. (Sunnyvale, CA)

A sidewall spacer structure is formed adjacent to a gate structure whereby a material forming an outer surface of the sidewall spacer structure contains nitrogen. Subsequent to its formation the sidewall spacer structure is annealed to harden the sidewall spacer structure from a subsequent cleaning process. An epitaxial layer is formed subsequent to the cleaning process.

7572705 - Semiconductor device and method of manufacturing a semiconductor device - Owned by Advanced Micro Devices, Inc. (Sunnyvale, CA)

A semiconductor device is disclosed having a conductive gate structure overlying a semiconductor layer having a major surface. An isolation material is recessed within a trench region below the major surface of the semiconductor layer. An epitaxial layer is formed overlying a portion of the major surface and on an active region forming a sidewall of the trench.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us