or
Bookmark and Share
System and method for utilizing a memory device to support isochronous processes
   
Document Number
US Patent 6847650
Issued Date
January 25, 2005
Link
Inventors
Map
Abstract
A system and method for utilizing a memory device to support isochronous processes comprises a memory device that may be partitioned to provide an isochronous memory for storing high-priority isochronous information, and a processor device for accessing and utilizing the isochronous information that is stored in the isochronous memory. The isochronous memory is reserved for storing the isochronous information, and may be reconfigured into a selectable number of memory channels of varying size that each corresponds to an associated isochronous process.
Drawing
System and method for utilizing a memory device to support isochronous processes - US Patent 6847650 Drawing
Drawing from US Patent 6847650
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
49
Comments:
no comments yet
Owner
Sony Corporation (Tokyo,JP)
Sony Electronics Inc. (Park Ridge, NJ)
Published
January 25, 2005
Application Number
09/607,066
Filed
June 29, 2000
US Classification
370/431   370/412 711/117
Int'l Classification
G06F   12/00   (20060101)   H04L   12/28   (20060101)  
Examiner
USPTO Field of Search
370/431   370/437   370/438   370/439   370/447   370/462   370/412   370/419   370/420   370/395.1   370/463   370/360   710/52   710/22   710/309   710/310   711/147   711/148   711/150   711/153   711/158   711/170  
Related Patents
7487300 - Data processing circuit with multiplexed memory - Owned by NXP B.V. (Eindhoven,NL)

A data processing apparatus contains several processing circuits each operating under control of its own periodic clock signal, so that the clock signals may have different frequencies and/or can be autonomous. The several processing circuits each have an output for outputting memory access requests, which remain at the output for a validity duration interval defined by the clock signal of the particular processor. A multiplexing circuit multiplexes the access requests to a memory. The memory needs a minimum memory repetition period before it can accept an access request following acceptance of a preceding access request. The clock periods of the processing circuits are longer than the minimum memory repetition period. A timing circuit selects acceptance time points at which each particular access request from a first data processing circuit is accepted. The time point at which the particular request is accepted is always within the validity duration interval in which the particular access request is made. The timing circuit varies the position of the acceptance time points within the validity duration intervals, so that the position is delayed to make room for previously accepting an access request from another processor. The position is subsequently moved back toward a start of the validity duration interval in successive steps during application of successive access requests from the first data processing circuit.

7320039 - Method for processing consistent data sets - Owned by Siemens Aktiengesellschaft (Munich,DE)

The invention relates to a method for processing consistent data sets by asynchronous application of a subscriber in an isochronous, cyclical communication system. According to the invention, by connecting a communication memory and a consistency, transmission and reception buffer, copying processes leading ti delay can be kept to a minimum.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us