or
Bookmark and Share
Reconfigurable cache controller for nonuniform memory access computer systems
   
Document Number
US Patent 6961821
Issued Date
November 1, 2005
Link
Inventors
Robinson; John T. (Yorktown Heights, NY)
Map
Abstract
A method and structure for replacing cache lines in a computer system having a set associative cache memory is disclosed. The method establishes ranking guidelines utilizing a writable cache replacement control array, wherein the guidelines can be dynamically changed by writing data to the cache replacement control array. The invention ranks states of different cache lines according to the ranking guidelines and replaces, upon a cache miss, a cache line having a highest rank of the rankings.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
17
Comments:
no comments yet
Published
November 1, 2005
Application Number
10/272,032
Filed
October 16, 2002
US Classification
711/133   711/128
Int'l Classification
G06F   12/08   (20060101)   G06F   12/12   (20060101)  
USPTO Field of Search
711/133   711/134   711/128  
Related Patents
7287122 - Data replication in multiprocessor NUCA systems to reduce horizontal cache thrashing - Owned by International Business Machines Corporation (Armonk, NY)

A method of managing a distributed cache structure having separate cache banks, by detecting that a given cache line has been repeatedly accessed by two or more processors which share the cache, and replicating that cache line in at least two separate cache banks. The cache line is optimally replicated in a cache bank having the lowest latency with respect to the given accessing processor. A currently accessed line in a different cache bank can be exchanged with a cache line in the cache bank with the lowest latency, and another line in the cache bank with lowest latency is moved to the different cache bank prior to the currently accessed line being moved to the cache bank with the lowest latency. Further replication of the cache line can be disabled when two or more processors alternately write to the cache line.

7218566 - Power management of memory via wake/sleep cycles - Owned by Network Applicance, Inc.

A method of managing power states of memory modules while performing memory access operations is discussed. Memory modules are in a power saving state until an access operation involving the module is to be performed. The module is placed in an operational mode, then the access operation is performed, then the module is returned to the power saving state.

7246102 - Method of improving the lookup performance of three-type knowledge base searches - Owned by Agere Systems Inc. (Allentown, PA)

A decision tree, representing a knowledge base, is segmented into at least two decision tree portions. The lower portion includes the tree entry point and is stored in a memory element with a faster access time than the upper portion, which includes the terminating element of the decision tree. Thus during the process of reading the tree entries for comparing them with the search object, the search entries in the lower portion of the tree can be read faster than the search entries in the upper portion, resulting in a faster traversal through the entire decision tree.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us