or
Bookmark and Share
Methods of forming metal lines in semiconductor devices
   
Document Number
US Patent 7001843
Issued Date
February 21, 2006
Link
Inventors
Map
Abstract
Methods for forming metal lines in semiconductor devices are disclosed. One example method may include forming a lower adhesive layer on a semiconductor substrate; forming a metal layer including aluminum on the lower adhesive layer; forming an anti-reflection layer on the metal layer; forming a photomask on the anti-reflection layer; performing an initial etching, a main etching and an over-etching for the anti-reflection layer, the metal layer and the lower adhesive layer, respectively, in a region which is not protected by the photomask, using C.sub.3F.sub.8 as a main etching gas; and removing the photomask residual on the anti-reflection layer.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
13
Comments:
no comments yet
Published
February 21, 2006
Application Number
10/749,650
Filed
December 30, 2003
US Classification
438/669   257/E21.311 257/E21.314 257/E21.582 438/622 438/628 438/636 438/654 438/72 438/751
Int'l Classification
H01L   21/44   (20060101)  
Assistant Examiner
Priority Data
Jan 30, 2003 [KR] 10-2003-0006407
USPTO Field of Search
438/69   438/72   438/618   438/642   438/622   438/623   438/624   438/625   438/622   438/623   438/624   438/625   438/622   438/623   438/624   438/625   438/669   438/688   438/622   438/623   438/624   438/625   438/622   438/623   438/624   438/625   438/622   438/623   438/624   438/625   427/534   427/535   216/41   216/67   216/68   216/69   216/70   216/71   216/79  
Related Patents
7452802 - Method of forming metal wiring for high voltage element - Owned by MangnaChip Semiconductor, Ltd. (Cheongju-si,KR)

Disclosed herein is a method of forming metal wirings for high voltage elements. According to the present invention, after a copper film is formed, a wet etch process using an interlayer insulating film as an etch mask is performed to pattern the copper film. It is thus possible to form copper wirings for high voltage elements the width of which is very wide. Furthermore, a wet etch process using a chemical aqueous solution is performed instead of a copper polishing process. The cost for forming a metal wiring can be thus saved. Moreover, by controlling a wet etch time, the space between metal wirings, which is narrower than a width of the metal wiring, can be secured sufficiently.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us