or
Bookmark and Share
Interrupt handling in systems having multiple multi-processor clusters
   
Document Number
US Patent 7039740
Issued Date
May 2, 2006
Link
Inventors
Map
Abstract
An interconnection controller for use in a computer system having a plurality of processor clusters is described. Each cluster includes a plurality of local nodes and an instance of the interconnection controller. The interconnection controller is operable to transmit locally generated interrupts to others of the clusters, and remotely generated interrupts to the local nodes. The interconnection controller is further operable to aggregate locally generated interrupt responses for transmission to a first remote cluster from which a first interrupt corresponding to the locally generated responses was generated. The interconnection controller is also operable to aggregate remotely generated responses for transmission to a first local node from which a second interrupt corresponding to the remotely generated responses was generated. A computer system employing such an interconnection controller is also described.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
32
Comments:
no comments yet
Owner
Newisys, Inc. (Austin, TX)
Published
May 2, 2006
Application Number
10/200,471
Filed
July 19, 2002
US Classification
710/266   710/268 710/316
Int'l Classification
G06F   13/24   (20060101)  
Examiner
Attorney/Law Firm
USPTO Field of Search
710/260   710/261   710/263   710/264   710/266   710/268   710/316   710/317   709/208   709/238   709/245   709/249  
Related Patents
7240137 - System and method for message delivery across a plurality of processors - Owned by International Business Machines Corporation (Armonk, NY)

A system and method is provided to deliver messages to processors operating in a multi-processing environment. In a multi-processor environment, interrupts are managed by storing events in a queue that correspond to a particular support processor. A main processor decodes an interrupt and determines which support processor generated the interrupt. The main processor then determines whether a kernel or an application should process the interrupt. Interrupts such as page faults, segment faults, and alignment errors are handled by the kernel, while "informational" signals, such as stop and signal requests, halt requests, mailbox requests, and DMC tag complete requests are handled by the application. In addition, multiple identical events are maintained, and event data may be included in the interrupt using the invention described herein.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us