or
Bookmark and Share
Embedded waveguide detectors
   
Document Number
US Patent 7075165
Issued Date
July 11, 2006
Link
Map
Abstract
A method of fabricating a detector that involves: forming a trench in a substrate, the substrate having an upper surface; forming a first doped semiconductor layer on the substrate and in the trench; forming a second semiconductor layer on the first doped semiconductor layer and extending into the trench, the second semiconductor layer having a conductivity that is less than the conductivity of the first doped semiconductor layer; forming a third doped semiconductor layer on the second semiconductor layer and extending into the trench; removing portions of the first, second and third layers that are above a plane defined by the surface of the substrate to produce an upper, substantially planar surface and expose an upper end of the first doped semiconductor layer in the trench; forming a first electrical contact to the first semiconductor doped layer; and forming a second electrical contact to the third semiconductor doped layer.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
14
Comments:
no comments yet
Owner
Applied Material, Inc. (Santa Clara, CA)
Published
July 11, 2006
Application Number
10/856,750
Filed
May 28, 2004
US Classification
257/458   257/438
Int'l Classification
H01L   31/075   (20060101)  
Examiner
Parent Case
This application claims the benefit of U.S. Provisional Application No. 60/474,145, filed May 29, 2003, which is incorporated herein by reference.
USPTO Field of Search
257/438   257/458  
Related Patents
7329556 - High-sensitivity image sensor and fabrication method thereof - Owned by Korean Electronics Technology Institute (KR)

A method of fabricating a high-sensitivity image sensor and the same are disclosed. The disclosed method comprises: etching predetermined regions of active silicon and a buried oxide layer of a SOI substrate by using a mask to expose an N-type silicon substrate; implanting P-type ions into the exposed N-type silicon substrate to form P-type regions; forming a gate oxide layer and a gate electrode on the middle part of the active silicon not etched while the active silicon is etched to expose the N-type silicon substrate; forming a P-type gate electrode, and P-type source and drain regions by implanting P-type ions into the active silicon and the gate electrode above the buried oxide layer; and constructing a connection part to connect the P-type regions to the gate electrode. The disclosed high-sensitivity sensor comprises: a photodiode region having a PN junction between an N-type silicon substrate and a P-type region thereon; a monocrystalline silicon region from a SOI substrate in which source and drain regions, and a channel are placed, having a distance to the photodiode region; a gate oxide layer and a gate electrode on the silicon region; and a connection part connecting the P-type region of the photodiode to the gate electrode.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us