or
Bookmark and Share
Nanowire, circuit incorporating nanowire, and methods of selecting conductance of the nanowire and configuring the circuit
   
Document Number
US Patent 7087920
Issued Date
August 8, 2006
Link
Inventors
Map
Abstract
A nanowire includes a single crystalline semiconductor material having an exterior surface and an interior region and at least one dopant atom. At least a portion of the nanowire thermally switches between two conductance states; a high conductance state, where a high fraction of the dopant atoms is in the interior region, and a low conductance state, where a lower fraction of the dopant atoms is at the interior region and a higher fraction of the atoms is at the exterior surface. A method to select the conductance of the nanowire increases a temperature of the nanowire at least in a local region to a programming temperature to thermally activate diffusion of a dopant atom into a bulk region of the single crystalline semiconductor material and decreases the temperature of the nanowire at least in the local region to a second temperature to immobilize dopant atoms in the bulk region, the second temperature being below the programming temperature, wherein immobilized dopant atoms in the bulk region produce a desired high or low conductance state in the nanowire. The method can be used to initially configure and to reconfigure a circuit incorporating the nanowire.
Drawing
Nanowire, circuit incorporating nanowire, and methods of selecting conductance of the nanowire and configuring the circuit - US Patent 7087920 Drawing
Drawing from US Patent 7087920
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
26
Comments:
no comments yet
Published
August 8, 2006
Application Number
11/038,644
Filed
January 21, 2005
US Classification
257/2   257/E29.07 257/E29.17 977/762 977/938 977/943
Int'l Classification
H01L   29/02   (20060101)  
Examiner
Assistant Examiner
USPTO Field of Search
257/2   257/419   257/467   257/470   257/607   257/608   257/E29.07   257/E29.071   257/E29.302   977/762   977/938   977/943  
Related Patents
7576355 - Electronic device, field effect transistor including the electronic device, and method of manufacturing the electronic device and the field effect transistor - Owned by Samsung Electronics Co., Ltd. (Gyeonggi-do,KR)

Provided is an electronic device, a field effect transistor having the electronic device, and a method of manufacturing the electronic device and the field effect transistor. The electronic device includes: a substrate; a first electrode and a second electrode which are formed in parallel to each other on the substrate, each of the first electrode and the second electrode comprising two electrode pads separated from each other and a heating element that connect the two electrode pads; a catalyst metal layer formed on the heating element of the first electrode; and a carbon nanotube connected to the second electrode by horizontally growing from the catalyst metal layer; wherein the heating elements are separated from the substrate by etching the substrate under the heating elements of the first and the second electrodes.

7391074 - Nanowire based non-volatile floating-gate memory - Owned by International Business Machines Corporation (Armonk, NY)

A non-volatile memory transistor with a nanocrystal-containing floating gate formed by nanowires is disclosed. The nanocrystals are formed by the growth of short nanowires over a crystalline program oxide. As a result, the nanocrystals are single-crystals of uniform size and single-crystal orientation.

7485908 - Insulated gate silicon nanowire transistor and method of manufacture - Owned by United States of America as represented by the Secretary of the Air Force (Washington, DC)

An insulated gate silicon nanowire transistor amplifier structure is provided and includes a substrate formed of dielectric material. A patterned silicon material may be disposed on the substrate and includes at least first, second and third electrodes uniformly spaced on the substrate by first and second trenches. A first nanowire formed in the first trench operates to electrically couple the first and second electrodes. A second nanowire formed in the second trench operates to electrically couple the second and third electrodes. First drain and first source contacts may be respectively disposed on the first and second electrodes and a first gate contact may be disposed to be capacitively coupled to the first nanowire. Similarly, second drain and second source contacts may be respectively disposed on the second and third electrodes and a second gate contact may be disposed to be capacitively coupled to the second nanowire.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us