or
Bookmark and Share
   
Document Number
US Patent 7113042
Issued Date
September 26, 2006
Link
Inventors
Map
Abstract
The present invention relates amplifiers using metal oxide semiconductor based integrated circuits. The present invention is particularly but not exclusively related to audio application mixed signal chips. The present invention provides an analog circuit for processing analog signals in an integrated circuit comprising a number of metal oxide semiconductor transistor devices, the circuit stage comprising a first said transistor device having a first oxide thickness, and a second said transistor device having a second and different oxide thickness. Preferably a cascode based op amp structure is implemented.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
10
Comments:
no comments yet
Owner
Published
September 26, 2006
Application Number
10/837,779
Filed
May 4, 2004
US Classification
330/277   330/253 330/298
Int'l Classification
H03F   3/16   (20060101)   H03F   1/52   (20060101)  
Attorney/Law Firm
Priority Data
Mar 16, 2004 [GB] 0405872.3
USPTO Field of Search
330/311  
Related Patents
7161432 - Current mirror with low headroom requirement - Owned by Analog Devices, Inc. (Norwood, MA)

A current mirror circuit includes a current input node for receiving an input current, an upper, cascoded current mirror, a lower current mirror, and a biasing means. In a FET implementation, the upper mirror includes first and second cascoded FETs which are connected together at the current input node, and third and fourth cascoded FETs connected to mirror the current conducted by the first and second FETs. The lower current mirror receives the mirrored current and mirrors it back to the upper mirror, thereby providing positive feedback. The net loop gain is between zero and one. When so arranged, the third and fourth FETs conduct a current which is proportional to an applied input current. The upper mirror transistors are biased such that the voltage at the current input node is substantially closer to the supply voltage than the voltages at the gates of the first and third FETs.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us