or
Bookmark and Share
Testing apparatus and testing method
   
Document Number
US Patent 7136773
Issued Date
November 14, 2006
Link
Map
Abstract
A testing apparatus for testing an electronic device, includes a deterministic jitter applying means for applying deterministic jitter to a given input signal without any amplitude variation component occurring and supplying the input signal applied with the deterministic jitter to the electronic device, a jitter amount controlling means for controlling magnitude of the deterministic jitter to be applied by the deterministic jitter applying means and a judging means for judging quality of the electronic device based on an output signal outputted by the electronic device in response to the input signal.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
10
Comments:
no comments yet
Owner
Published
November 14, 2006
Application Number
10/737,716
Filed
December 16, 2003
US Classification
702/120   375/226
Int'l Classification
G01R   31/00   (20060101)  
Examiner
Assistant Examiner
Attorney/Law Firm
USPTO Field of Search
702/58   702/59   702/69   702/71   702/74   702/58   702/59   702/118   702/120   702/58   702/59   702/190   375/224   375/226   324/73.1   324/763   324/520   324/521  
Related Patents
7394277 - Testing apparatus, testing method, jitter filtering circuit, and jitter filtering method - Owned by Advantest Corporation (Tokyo,JP)

There is provided a testing apparatus for evaluating a device-under-test, having an extracting section for extracting jitter components out of an output signal outputted out of the device-under-test, a filter for passing predetermined frequency components in the jitter components, a phase control section for controlling phase of the output signal based on the jitter components outputted out of the filter and an evaluating section for evaluating the device-under-test based on a signal outputted out of the phase control section.

7243272 - Testing of integrated circuit receivers - Owned by Intel Corporation (Santa Clara, CA)

A method for testing a data recovery circuit (DRC) includes disturbing a running variable in a closed control loop of the DRC, as the DRC is processing a received test signal. Data recovered by the DRC, while the DRC was affected by the disturbance, is evaluated.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us