or
Bookmark and Share
System and method for halftoning using a time-variable halftone pattern
   
Document Number
US Patent 7187474
Issued Date
March 6, 2007
Link
Inventors
Chen; Kok S. (Sunnyvale, CA)
Map
Abstract
The present invention overcomes the limitations of the prior art by providing a system and method for halftoning using time-variable halftone patterns. Successive frames that are presented to the output device are individually halftoned. The halftone pattern is changed from frame to frame. The different halftone patterns can be generated in real time, or they can be calculated prior to halftoning and stored in memory. Additionally, the halftone patterns can be generated using any conventional halftoning technique. The same halftoning technique can used to create each halftone pattern, or the halftoning techniques can be varied when creating halftone patterns. The halftoned frames are then viewed in a sequence in time. Because the halftone pattern is changing from frame to frame, the visibility of the pattern is reduced when compared with the patterns produced by prior art halftoning methods.
Drawing
System and method for halftoning using a time-variable halftone pattern - US Patent 7187474 Drawing
Drawing from US Patent 7187474
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
33
Comments:
no comments yet
Owner
Apple Computer, Inc. (Cupertino, CA)
Published
March 6, 2007
Application Number
09/344,826
Filed
June 25, 1999
US Classification
358/3.2   358/3.21
Int'l Classification
H04N   1/405   (20060101)  
Examiner
Assistant Examiner
Attorney/Law Firm
USPTO Field of Search
358/1.9   358/3..21  
Related Patents
7268790 - Display system with framestore and stochastic dithering - Owned by National Semiconductor Corporation (Santa Clara, CA)

A display system provides temporal stochastic dithering to image data for storage in a frame buffer for display. Stochastic dithering is used to reduce the size of the frame buffer and the complexity of the drive circuitry that is used to display an image in accordance with the image data. The bit depth of the frame buffer is reduced by spatially dithering image data for the image data before the image data is written into the frame buffer. Additionally, the displayed image is temporally dithered by using a different dither pattern for successive frames. Uncorrelated stochastic dither patterns are used to minimize detection of the dither patterns within the displayed image.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us