or
Bookmark and Share
Method of fabricating ultra thin flip-chip package
 
   
Document Number
US Patent 7214604
Issued Date
May 8, 2007
Link
Inventors
Kim; Soon-Bum (Gyeonggi-do,KR)
Oh; Se-Yong (Gyeonggi-do,KR)
Kim; Nam-Seog (Gyeonggi-do,KR)
Map
Abstract
Provided is a method of fabricating an ultra thin flip-chip package. In the above method, an under barrier metal film is formed on a bond pad of a semiconductor chip. Three-dimensional structured solder bumps are formed on the under barrier metal film, each of the solder bumps including a bar portion and a ball portion disposed at an end of the bar portion. The semiconductor chip including the three-dimensional structured solder bumps is bonded to a solder layer on a printed circuit board to complete a flip-chip package. According to the present invention, by employing the three-dimensional structured solder bumps, it is possible to lower the height of the solder bumps, thereby improving the reliability of an ultra thin flip-chip package.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
14
Comments:
no comments yet
Owner
Samsung Electronics Co., Ltd. (Suwon-si, Gyeonggi-do,KR)
Published
May 8, 2007
Application Number
10/973,528
Filed
October 25, 2004
US Classification
438/613   257/E21.508 257/E21.509 257/E23.02 257/E23.021 438/614
Int'l Classification
H01L   21/44   (20060101)  
Priority Data
Oct 24, 2003 [KR] 10-2003-0074660
USPTO Field of Search
438/613   438/614  
Related Patents
7563703 - Microelectronic interconnect device comprising localised conductive pins - Owned by Commissariat a l'Energie Atomique (Paris,FR)

A method producing conductive rods localized on conductive blocks of an electronic component.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us