or
Bookmark and Share
Method and system for improving quality of a circuit through non-functional test pattern identification
   
Document Number
US Patent 7461315
Issued Date
December 2, 2008
Link
Inventors
Map
Abstract
The present invention is directed to a system and method for quality improvement by identifying test patterns for DFT logic faults and functional logic faults. The identified test patterns may be selectively utilized for pruning of patterns or DPM estimation. Functional faults and DFT faults may be identified from detected TDF faults. The functional faults are faults on a logic which was present in a pre-test insertion net list. Remaining faults are the DFT faults. A set of test patterns for DFT faults may be utilized as the first target for the pattern truncation which will reduce the amount of test patterns to be tested. A set of test patterns for functional may be utilized for improving the TDF coverage.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
18
Comments:
no comments yet
Owner
LSI Corporation (Milpitas, CA)
Published
December 2, 2008
Application Number
11/124,649
Filed
May 9, 2005
US Classification
714/738  
Int'l Classification
G01R   31/28   (20060101)  
Attorney/Law Firm
USPTO Field of Search
714/738  
Related Patents
Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us