A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.
RELATED APPLICATIONS
This application is a Continuation of U.S. patent application Ser. No. 09/816,004, filed on Mar. 22, 2001 (U.S. Pat. No. 7,233,998, issued Jun. 19, 2007) titled "Computer Architecture and Software Cells for Broadband Networks," and has at least one of the same inventors as the above referenced U.S. Patent Application.
