A system and method for managing power consumption and data integrity in a computer system is disclosed in which the a memory controller of the computer system records in a buffer the addresses of writes to system memory that occur during the period that the processor is in a low power state. When the processor exits the low power state, the processor invalidates in its internal cache those cache lines that correspond to the addresses recorded in the buffer.
